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Abstract
In recent years, switching power electronic systems for use in power conversion, generation, and distribution have become increasingly larger and complex in their design.
With the increase in complexity comes the increase in difficulty in performing analysis, experiments, and health management on such systems in physical space. Part
of this difficulty comes from challenge of access to and understanding of the internal
interplay of the numerous components, safety and cost of system operation, and the
inherent uncertainty of physical characteristics of systems and their environment.
A recent approach for testing and diagnostics/prognostics of power electronic systems is the application of the digital twinning concept already used in other fields.
This approach involves creating a digital twin replica of a physical system which reflects the same characteristics and behavior of the physical twin counterpart. These
digital twins are often simulated models of the physical counterpart, developed from
data-driven characterization of the physical system to ensure it is consistently reflected by the digital twin. Digital twins can be used in place of the physical counterpart in analysis and testing, along with being used as a real-time reference model
for predicted behavior of the physical twin for diagnostics or prognostics. From these
features, use of digital twins can overcome many of the difficulties in working directly
with physical systems.
Physical power electronic systems tend to operate under a degree of uncertainty,
due to the limited knowledge of system structure and random environmental aspects
on said systems. Without considering the uncertainty of a physical system within a
digital twin, the digital twin cannot accurately reflect system behavior within prob-
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abilistic intervals and confidence. In this regard, the digital twins should then be
developed as probabilistic models which considers both the deterministic behavior
and uncertainty of the physical twins. To allow the probabilistic digital twins to
serve as emulation of power electronic systems for online testing and health management, these digital twins should be real-time solvable. However, probabilistic models
are computationally expensive, leading to difficulty in developing real-time solvers of
such models while achieving reasonable model fidelity and scalability.
To address the need for real-time simulation of probabilistic digital twins of power
electronic systems, this dissertation presents novel implementations of real-time probabilistic model solvers. These solvers utilize generalized Polynomial Chaos Expansions (PCE) to express uncertain/random processes of models in analytical form,
along with leveraging Field Programmable Gate Array (FPGA) execution, to achieve
computational speedups for real-time execution. The presented real-time solvers are
developed as either: custom model-specific designs implemented in C++ utilizing a
specially created PCE library and then high level synthesized into a FPGA hardware
core; or as programs executable on a FPGA-based, PCE-tailored vector processor
that was developed for this work. For both solver implementations, performance and
resource usage analysis was performed to determine how these solvers accelerate realtime solving of probabilistic PCE digital twin models of switching power converters.
This analysis shows that such models with handful of uncertainty sources can be
simulated in real-time by the proposed solvers with time steps in nanosecond and
microsecond range. An application of the presented solvers for controller-embedded,
comparative diagnostics of a power converter is shown within the dissertation. Also,
a rudimentary example is presented of a data-driven digital twin of a physical power
converter that can be executed by the proposed real-time solvers.
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Chapter 1
Introduction
In recent years, switching power electronic systems for use in power conversion, generation, and distribution have become increasingly larger and complex in their design.
Such systems now consist of multiple linked converter modules and subsystems, numerous high-frequency switching elements, networked sensors and controllers, and
multitude of loads and power sources. With the increase in complexity comes the increase in difficulty in performing analysis, experiments, diagnostics, prognostics, and
health management on such systems in physical space. Part of this difficulty comes
from challenge of access and understanding of the internal interplay of the numerous
components, safety and cost of operating the system, and the inherent uncertainty
of physical characteristics of system elements and their environment that can affect
behavior.
A recent approach for testing and diagnostics/prognostics of power electronic
systems is the application of digital twinning. This approach involves creating a digital replica of a physical system, called a Digital Twin (DT) [1], which reflects the
same characteristics and behavior of the physical counterpart labeled the Physical
Twin (PT). These DTs are often simulated models of the PT counterpart, and unlike classical models that are based on only expected behavior and prior knowledge
of a system, the DT models are developed from data-driven characterization of the
PT to ensure the DT consistently reflects the PT over time. DTs can be used in
place of the physical counterpart in analysis and testing, such as in Hardware-Inthe-Loop (HIL) simulation, along with being used as a reference model for predicted
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behavior of the PT during online operation for diagnostics or prognostics. Moreover,
DTs being simulated model replicas allows them to potentially serve as observers for
internal operation of PTs that may not be practically measurable online in a real
system, assuming the observed operations of a given DT has been validated before
online deployment. From these features, use of DTs can overcome many of the difficulties in working directly with physical systems. Digital twinning is not a new
concept, frequently used in robotics, aerospace, and industrial fields for experimentation, training, and Prognostics and Health Management (PHM). Only in the last
few years has the digital twinning concept been applied to power systems and power
electronic systems.
Physical systems tend to operate under a degree of randomness and uncertainty
that leads to difficulty in reflecting their behavior in deterministic DT models without providing for probabilistic intervals and confidence. This uncertainty naturally
occurs due to the limited knowledge of the system parameters (manufacturing defects, component value under tolerances), system structure (topology, parasitics),
and stochastic environmental aspects that are difficult to predict or measure exactly
but affect the system operation (electromagnetic interference, thermal effects, sensor
noise). In this regard, the author proposes that DTs be developed as probabilistic
models which not only considers deterministic expected behavior and quantities of a
system, but also the probable uncertainty of said system. By being probabilistic, DTs
can be used to estimate the probabilistic intervals and confidence of the behavior or
quantities of the PT over time. While probabilistic models can be simulated offline,
as often done using approaches such as Monte Carlo, to fully utilize a probabilistic
DT as an emulation of a PT for online testing and diagnostics/PHM, these models
should be simulated in real-time. However, probabilistic models are inherently computationally expensive to solve, leaving a challenge to develop real-time solvers of
such models for digital twinning that have reasonable model fidelity and scalability.

2

To address the need for real-time execution of probabilistic models for digital twins
of power electronic systems, the author proposes novel implementations for real-time
probabilistic simulation model solvers. These solvers utilize generalized Polynomial
Chaos Expansions (PCE) to express uncertain/random processes analytically in a
DT model. Due to the analytical form, the PCE representation provides for computational reduction of probabilistic model simulation of systems with few sources
of independent uncertainty (such as power converters) in comparison to sampling
representations such as Monte Carlo, allowing for real-time simulation [16]. This
computational reduction also applies for computing statistical moments of uncertain
processes, a useful characteristic for diagnostics and PHM. Modeling of power electronics with PCE has been demonstrated before in [18] and it’s use for monitoring
power system operation has been demonstrated in [19]. The solvers were developed
specifically for execution on Field Programmable Gate Array (FPGA) devices, similar in fashion to work presented in [11][12][13][14][15], to leverage these devices’ low
latency and high parallelism to achieve real-time execution with simulation time step
lengths in microsecond and nanosecond scales. Implementation of the FPGA-based
solvers were developed in two ways. The first implementation has the solvers developed as custom model-specific FPGA cores, tailored specifically for a given DT
model, utilizing C++ High-Level Synthesis (HLS) and PCE-based data types for core
definition. Then, the second implementation has the solvers developed as software
programs executable on FPGA-based, PCE-tailored vector processor FPGA cores
that were developed for the work. Each proposed DT solver approach provides trade
offs between flexibility, performance, resource usage, and time to deploy new models
for target DT applications. Regardless of design, the solver implementations both
support updating DT models for PTs using data-driven approaches. This dissertation presents the structuring and analysis on these proposed real-time probabilistic
DT solver implementations.

3

For the model-specific solver approach, a C++ library, released under Easy Polynomial Chaos (EPIC) branding, has been developed for PCE linear algebra, consisting
of PCE-based data types and code generation tools, that allows for creation of the
DT solvers in C++ for a given model. These solver C++ definitions have a standardized structure and interface, allowing for rapid development and integration of the
solvers for DT applications. A procedure was formulated to synthesize these definitions into FPGA execution cores defined in Hardware Description Languages (HDL).
As FPGA cores, these DT solvers can be integrated into FPGA applications requiring them, such as a FPGA-based power electronic system controller with diagnostics
needs. Regarding the vector processor based solver approach, a FPGA-based vector
processor soft core tailored for PCE and general linear algebra was created. This vector processor, called Polynomial Chaos Application Specific Processor (PCASP), is
a highly customizable processor that provides a custom Instruction Set Architecture
(ISA) to accelerate vectorized linear algebra, as needed for PCE arithmetic, where
individual vector operations can be performed with single instructions. PCASP was
developed entirely in C++ and can be HLS into a variety of FPGA hardware core
configurations, based on resource usage and performance requirements. Probabilistic
DT solvers using PCASP are developed as software programs, utilizing PCASP ISA,
that can be executed in real-time on the PCASP cores. An C++ defined assembler
backend tool was developed for the PCASP to support development of the DT solver
programs in general assembly language.
The model-specific solver approach provides the most potential for creating optimal and flexible solvers to achieve small time step lengths for real-time execution, not
to mention low FPGA resource usage, but requires intimate knowledge of HLS and
FPGA development by the user to acquire optimal or even feasible results. Moreover,
as these solvers are model-specific, any expression changes to the DT model structure
requires rebuilding the solver core for target FPGA, which can take several minutes
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to several hours each time. The PCASP on the other hand can be synthesized, built,
and then deployed entirely once on target FPGA, and then new solver programs
can be loaded quickly onto FPGA memory rapidly after PCASP deployment. Furthermore, solver programs can be readily developed by users with less knowledge of
FPGA development as the programs merely define math expressions for the DT models. However, as the PCASP has fixed hardware and the solver programs for it are
software, DT solvers with this approach will likely require larger time step lengths
for real-time execution compared to model-specific solvers, along with potentially
needing more FPGA resource usage depending on PCASP configuration and given
DT model. So choice between model-specific solvers or PCASP solver programs will
depend on the required time step length, resource usage, deployment time, and user
skill needed for a DT application. Performance and resource usage analysis, using
example probabilistic PCE models for chosen power electronic converters, was performed for each solver approach to identify capabilities and quantify pros and cons
of the solver implementations.
To demonstrate potential usage of the proposed DT solvers, a HIL simulation
case study was performed, utilizing probabilistic DTs embedded into FPGA-based
controllers to perform comparative diagnostics in probabilistic manner. A paper [9]
was published detailing this case study and the DT model-specific solver implementation which is repeated in this dissertation. Then, to highlight the sorts of data-driven
models that can be used as DTs and solved by the presented solvers, a rudimentary
example was performed to create a probabilistic DT model from physical hardware of
an actual power converter. This example does not propose a robust or highly accurate
data-driven method to create probabilistic DT models from of physical hardware in
general, but instead shows the proposed solvers can support such models.
The dissertation is structured in the following way. First in Chapter 2, background
material on digital twins and their applications published in literature are presented,
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along with summary theory on PCE and respective linear algebra, and on how power
electronic systems are modeled in state space. Next, the concept of probabilistic DTs
is introduced in Chapter 3, which includes how power electronic system models can
be expressed with PCE. In Chapter 4, the implementation of real-time probabilistic model-specific solvers for the DTs is discussed, including the PCE C++ library
and solver structure, FPGA synthesis and execution of the solvers, and resource usage and performance analysis for given example power converter models. Then, the
implementation of the PCASP and related solvers is presented within Chapter 5,
providing discussion of the PCASP structure, supported ISA, C++/HLS and FPGA
implementation, solver program assembler tool, performance/resource usage analysis,
and examples for same converter models in Chapter 4. Afterward, a case study is
presented in Chapter 6 on the application of probabilistic DTs for control-oriented
online diagnostics of power converter systems. Finally, a basic example for creating
and solver execution of a data-driven probabilistic DT model of a power converter is
presented in Chapter 7.
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Chapter 2
Background
2.1

Digital Twinning

This section introduces the concept of digital twins and their applications.
The Digital Twin (DT) approach has become a major tool for performing tests,
diagnostics, and prognostics (PHM). The DT approach involves creating a digital
replica of a physical system (Physical Twin or PT), such as a simulated model that is
routinely updated from data taken from the given system, and using the digital replica
as a side-by-side reference for comparison to the physical system [1]. As a physical
system operates, differences of the system from its digital twin can be analyzed so
as to determine the condition of the system. Furthermore, DTs can be used in place
of the PT for experimentation and real-time testing, such as in Hardware-In-theLoop (HIL) based tests. Digital twinning has gained significant popularity in recent
years mainly in the aerospace, robotics, and industrial fields; [2] is a recent review
of DT methods, challenges and applications in the industrial field. While DTs are
successfully used in design, production, and PHM of industrial products, PHM has
been the main focus for DT usage. Currently, various applications of digital twinning
for power systems and power electronic systems have been proposed in academia
regarding PHM and other forms of analysis. [3] introduces the use of digital twins
in power system control centers for the improvement of prognostics and control of
such systems. [4] proposes the embedding of real-time simulation models, serving
similar purpose to DT, into computing units within power distribution systems to
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act as observers to subsystems where the full detail of the system can not be easily
obtained. [5] discusses the concept of using digital twins of a manufacturing shop-floor
to predict and manage energy and power consumption. [6] proposes the use of digital
twins of power grids, using the DTs to reduce time for analysis of large power grids
for decision making on operation. Recently, little work has been published regarding
DT for power electronics systems specifically, with at least three papers published in
this regard; [7] proposes use of DT for fault diagnostics of photovoltaic based systems
containing power converters and [8] introduces the use of digital twins of wind turbine
power converters for predicting end of life for such systems. Proposed in [9] is the
use of probabilistic real-time digital twins for power converter diagnostics which can
be embeddable within controllers; this paper and its contained work was produced
as part of the work presented in this dissertation.

2.2

Polynomial Chaos Expansion

In this section, summary discussion of Polynomial Chaos Expansion for representing
and computing on stochastic variables used by the digital twin approach, is presented.

2.2.1

Theory

Generalized Polynomial Chaos (gPC) theory [10][16][17] provides a non-sampling,
Fourier series-like analytical representation of stochastic (random) process variables
and their probability. A stochastic process variable Y within a system can be defined
as functional to a N -sized vector of arbitrary random variables ξ = [ξ1 , ...ξN ]T in the
given system, system states x of the process, and time t. The Polynomial Chaos
Expansion (PCE) of Y is a polynomial consisting of an infinite series of orthogonal
basis multivariate polynomial functions Ψk in terms of ξ, with each Ψk multiplied by
corresponding projection coefficients βk (mode strengths), expressed as (2.1):
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Y (x, t, ξ) =

∞
X

βk (x, t)Ψk (ξ)

(2.1)

k=0

The coefficients βk characterize the magnitudes and statistical moments of Y while
the polynomials Ψk characterize the Probability Density Function (PDF) of the Y .
Depending on the PDF of the stochastic process Y , the polynomials Ψk for the
PCE are chosen that converges quickly to analytical representation of Y with given ξ
of same PDF of Y . Common orthogonal polynomials chosen for PCE of continuously
distributed stochastic processes include Legendre for uniform distributed processes
and Hermite for Gaussian distributions. Other orthogonal polynomials used in PCE
are tabulated in Table 2.1 along with supported range of ξ for the polynomials.
Table 2.1 Continuous Distributions and Their
Associated Orthogonal Polynomials
Distribution
Uniform
Gaussian
Beta
Exponential
Gamma

Polynomial Ψk
Legendre
Hermite
Jacobi
Laguerre
Generalized Laguerre

Range of ξ
[−1, 1]
(−∞, ∞)
[−1, 1]
[0, ∞)
[0, ∞)

For practical computation, the infinite series expansion of Y is often truncated to
a finite series of P terms and presented as (2.2):
Y (x, t, ξ) =

PX
−1

βk (x, t)Ψk (ξ)

(2.2)

k=0

The term P , expressed in (2.3), is computed from the total N number of ξi variables
(in ξ) of a given system that contains Y , and the largest polynomial order O of Ψk .
P =

(N + O)!
N !O!

(2.3)

Higher order O, and in effect P , sets the accuracy of the truncated PCE of process Y
for analytically representing the stochastic distribution and PDF of the process. The
number of PCE coefficients equal P . As an example, if a system has N = 2 random
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elements (ξ = [ξ1 , ξ2 ]T ) with Gaussian distribution and order is O = 2, then a process
Y in this system will have six polynomial terms with the orthogonal polynomials Ψk
being Hermite polynomials as expressed in (2.4) [18].
Ψ0 (ξ) = 1, Ψ1 (ξ) = ξ1 , Ψ2 (ξ) = ξ2 ,
Ψ3 (ξ) =

ξ12

− 1, Ψ4 (ξ) = ξ1 ξ2 , Ψ5 (ξ) =

(2.4)
ξ22

−1

For power converter modeling, each component quantity in the converter system
with randomness or uncertainty, such as inductance, capacitance, load impedance,
etc., can each be expressed as a stochastic process Y where the chosen Ψk and βk
of each quantity determine the PDF and magnitudes of said quantity, respectively.
The N number of stochastic elements in ξ for each process will equal the number of
random quantities in the converter. Other quantities of the converter system, such
as voltages and currents, can be computed from these processes by applying linear
algebra between the processes’ polynomials; these other quantities will be stochastic
processes with PCE as well due to being in terms of other stochastic processes. The
algebra between processes applied in the proposed digital twin approach is discussed
in the following subsection 2.2.2.

2.2.2

Linear Algebra with PCE Processes

Linear algebra between stochastic process variables under PCE representation is possible, allowing probabilistic mathematical models of power converter systems with
random elements to be developed. Adding and subtraction of two stochastic processes Y1 and Y2 of same Ψk , with respective coefficients αk and βk , are expressed as
in (2.5)
Z = Y1 ± Y2 =

PX
−1

(αk ± βk )Ψk

(2.5)

k=0

Higher order arithmetic, such as multiplication and division, requires the inner
products between the orthogonal polynomials Ψk . The inner product between polynomials Ψl and Ψm is computed as a weighted multivariate integral as in (2.6)
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hΨl , Ψm i =

Z ξb
ξa

Ψl (ξ)Ψm (ξ)W (ξ)dξ,

(2.6)

where the weighting function W (ξ) and interval [ξa , ξb ] are chosen for the particular
type of the polynomials; i.e., for Legendre polynomials of N = 1, W (ξ) is constant
0.5 from uniform PDF and the interval is [−1, 1]. The inner product between three
polynomials can be computed in similar fashion as in (2.7).
hΨi , Ψj , Ψk i =

Z ξb
ξa

Ψi (ξ)Ψj (ξ)Ψk (ξ)W (ξ)dξ,

(2.7)

From the inner products between all orthogonal polynomials Ψk , a normalized inner
product 3D tensor C (2.8) is constructed that has the dimension of P 3 with P 3
elements ci,j,k that are the computed inner products.
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···
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···

 

c0,0,P −1
..
.

···
..
.

c0,P −1,P −1
..
.

cP −1,0,P −1 · · · cP −1,P −1,P −1

















(2.8)

Each normalized inner product ci,j,k in C is expressed as in (2.9)
ci,j,k =

hΨi , Ψj , Ψk i
hΨk , Ψk i

(2.9)

Due to the orthogonality of the polynomials Ψk , C will be a sparse tensor consisting
mostly of zeros with few nonzero elements. For use in mathematical operations of
simulated system models, the tensor C is typically computed offline to reduce online
computational expense.
Multiplication is computationally more expensive than addition/subtraction and
is expressed in terms of C as in (2.10)
Z = Y1 Y2 =

PX
−1 PX
−1 PX
−1

Ci,j,k αi βj Ψk (ξ)

(2.10)

k=0 i=0 j=0

Other arithmetic such as division and exponentials, not presented here for brevity, are
possible but are generally too computationally expensive to be used directly in the
11

models of online simulated systems such as power converters. To keep computational
cost reduced, only addition, subtraction, and multiplication should be applied in
system models. Any division and exponentials, along with other expensive operations,
should be performed offline and the results of these operations should be stored as
constants used in the given system model, whenever possible.
To perform numerical computation of PCE linear algebra for simulation, a stochastic or uncertain process Y can be expressed as a P x1 vector of its coefficients βk as
in (2.11), where the orthogonal polynomial basis Ψk is implied but not expressed.
T



(2.11)

Y = β0 β1 · · · βP −1

In this form, the algebra of PCE processes as seen in (2.5) and (2.10) can be expressed
in vectorized form as seen in (2.12) and (2.13).


Z = Y1 ± Y2 = α0 ± β0 α1 ± β1 · · · αP −1 ± βP −1


Z = Y1 Y2 =

PP −1 PP −1


i=0
j=0 Ci,j,0 αi βj

 P
P −1 PP −1


j=0 Ci,j,1 αi βj
i=0


..

.


P
P −1 PP −1
i=0

j=0

Ci,j,(P −1) αi βj

T

(2.12)














(2.13)

The above algebra can be applied also between stochastic and deterministic processes. These deterministic processes are merely expressed in PCE like for stochastic
variables. However, the β0 coefficient is set to the deterministic value of the deterministic process and all other coefficients set to zero. In this form, the deterministic
processes can serve as operand to the above mathematical operations.

2.2.3

Statistical Moments of PCE Processes

One of the benefits to expressing uncertain or stochastic processes under PCE is
the reduced computation cost to compute statistical moments of these processes in
comparison to sampling-based representation (Monte Carlo). Under PCE, statistical
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moments of a process Y , such as mean, variance, and deviation can be computed
solely from the process’s projection coefficients βk . The expected value µ(Y ) (2.14)
of a process Y , sometimes considered the average for some probability distributions,
is merely the value of the coefficient β0 .
µ(Y ) = β0

(2.14)

Variance of a process Y , σ 2 , is computed as in (2.15).
σ 2 (Y ) =

PX
−1

βk2

(2.15)

k=1

The standard deviation σ (2.16) is merely the square root of the variance.
σ(Y ) =

v
uP −1
uX
t
β2
k

(2.16)

k=1

Finally, the mean absolute deviation mad(Y ) (2.17) of a process Y is:
mad(Y ) =

PX
−1

|βk |

(2.17)

k=1

Note that above moment expressions, sans (2.14), do not include β0 . Other moments
of processes under PCE expression can be computed in similar fashion from the
coefficients βk .
2.2.4

Sampling of PCE Processes

While expressing stochastic processes under PCE form allows for computational
speedups of probabilistic linear algebra and statistical moment computation in comparsion to sampling approaches such as Monte Carlo, which in turns enables possibility for real-time simulation, the probability distribution, shape, and PDF of a process
cannot be directly visualized from PCE expressions or their coefficients βk . Visualization of probability distributions or PDFs generally include histograms and plots
over range of possible values. To support visualization of PCE expressed uncertain
processes, the random variables ξ of a process Y (2.2) can be sampled or computed
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from normalized probability distributions fitting the orthogonal polynomials Ψk (ξ),
and then the process Y can be evaluated at given ξ. The value of process Y for each
ξ can be collected into a data set and then this set can be visualized via histograms
and other forms of plots or graphs. Generally, this sampling and visualization of PCE
processes is performed offline during post-processing of PCE computation results such
as from simulation.
The sampling of probability distributions can be performed in a random manner.
Under random sampling, the values of ξ are computed randomly following a normalized probability distribution fitting Ψk (ξ), using either pseudo or real random number
generator algorithms. Many computational environments natively support computing random values in such a way, such as Matlab and C++ (standard libraries).
Deterministic approaches can also be applied to sample values for ξ for probability
distributions, such as that seen in Quasi Monte Carlo, but such a topic is left outside
the scope of this work.

2.3

State Space Modeling of Switching Power Electronics

This section describes how switching power electronic systems can be modeled in
state space when can be the basis to create probabilistic digital twins and their
model solvers.

2.3.1

Modeling of Electrical Systems

A general form for State Space (SS) models of a system is expressed as a vectorized
set of coupled, first-order ordinary differential equations (2.18)
Ẋ(t) = A(t)X(t) + B(t)U (t),

(2.18)

where X(t) is a vector of states xi (t) within a system, Ẋ(t) is a vector of the states’
derivatives, U (t) is a vector of inputs uj (t) for the system, A(t) is the state (or system)
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coefficient matrix, and B(t) is the input coefficient matrix. Such SS models can be
defined in terms of the voltages and currents of electrical systems, including those
of power electronics, and can be derived from the network component topology of
the system. The SS models are derived by performing either mesh or modal analysis
around components with the states, such as capacitors and inductors, for instance.
From the mesh or nodal analysis, a state equation is derived for each state and then
aggregated into a set as in (2.18). The coefficients of these state equations make up the
A and B matrices, the states and their derivatives make up X and Ẋ, and the input
terms of the equations make up U . To ensure the SS model is full rank so as to be
uniquely solvable (contains only one solution), only states that are independent from
one another are included into the set of equations. States are considered independent
if they are not linearly dependent of other states that are included in the set of
equations (2.18).
As a rule of thumb during SS modeling of electrical systems, mesh analysis is
performed across inductors to derive their states in through current, while nodal
analysis is performed on a single terminal of each capacitor to derive their state in
across voltage. Moreover, inputs of the SS model of electrical systems are usually
chosen to be voltages or currents that are coming into or out of the system to model,
such as those on the ports of the system. An example SS Model is expressed in (2.19)
for the electrical system shown in Fig. 2.1.
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(2.19)

−1
Co

In this example, the states X are chosen to be the capacitor voltages VCi ,VCo , and
inductor current IL , which all are linearly independent. Inputs U were selected to
be the input port voltage Vi and output port current Io . All terms are functional to
time t, but is not shown for brevity. The SS model was derived from nodal and mesh
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Figure 2.1 Electrical Network for Example SS Model
analysis around the inductors and capacitors, which produce the following expressions
(2.20) that make up the SS model of (2.19):
1
(Vi − VCi ) − Ci V˙Ci − IL = 0
Ri
VCi − LI˙L − VCo = 0

(2.20)

˙ − Io = 0
IL − Co VCo
2.3.2

Power Electronics State Space Modeling

For modeling switching power electronic systems in state space (SS), the switching elements (transistors, diodes, etc.) of these systems are often modeled as ideal
switches that are shorted connections when conducting and open connections when
not conducting. Then, for each possible set of conduction states for the switches, an
electrical topology of the system is defined from which a SS model can be derived
as mentioned in Subsection 2.3.1. From these SS models of each conduction state of
the system, the complete SS model of the system can be defined, either in piecewise
fashion or with switching functions.
Under piecewise expression, the SS model of a power electronic system, Ẋ =
AX + BU , is defined as having different sets of A and B matrices of the model for
each possible conduction state of the system. Based on conditions that determine the
conduction state, a set of A and B, {Ai , Bi } are chosen for the SS model and then
the model can then be solved with the set. The conduction states can be determined
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during simulation through conditions such as switch gate signal activity for active
switches, and across voltage and through current exceeding or crossing thresholds for
passive switches. Choice of conditions is dependent on the modeled power electronic
system, the type of switching elements used, and the detail required from the model.
The piecewise form is applicable and efficient for switch modeling of systems but not
so for averaging models as each conduction state is treated discretely from others.
Another form to express SS models of power electronic systems is applying switching functions. Under this form, a single set of A and B coefficient matrices are derived
for the entire SS model of a system regardless of conduction state, but these matrices are now in terms of switching functions. These switching functions, si (t), are
multiplied by coefficients in the A and B matrices, and are dependent on the conduction state of a power electronic system at certain point of time. Depending on the
values of the switching functions in A and B, the SS model of the power electronic
system will represent a particular conduction state of the system. Unlike piecewise
form, switching functions allow a single SS model of a system to be applicable for
both switching and average modeling of the system. For switch modeling, si (t) has
discrete choice of values and typically si (t) ∈ {−1, 0, 1}. The si (t) can have other
values depending on the system modeled but will have discrete choice of values for
switching models. For average modeling, si (t) will have a possible range of values, often associated with duty of the system, and typically {−1 ≤ si (t) ≤ 1}, though other
ranges may be applicable for a specific power electronic system model. An example
of using switching functions for a buck converter system is seen in Chapter 3 in (3.2).
Similar for piecewise form, the values for the switching functions are determined from
conduction conditions such as gate signals and voltage/current of switching elements,
along with also switching duty.
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2.3.3

Numerical Integration for SS Model Discretization

As SS models of power electronic systems will likely be executed on discrete computers for simulation, the models can be discretized into a set of difference equations
in terms of fixed time steps of length dt which can be computed for new values of
state variables. This discretization can be achieved by applying numerical integration
methods upon the differential equations of the SS models [22]. There are countless numerical integration methods but some of the most common ones utilized for electrical
and power electronic systems include Euler Forward, Euler Backward, Trapezoidal.
For a given first order differential state equation of a SS model, we can define
the state derivative ẋi (t) as a function in terms of t and xi (t), with other states and
inputs being implied in this function (2.21)
ẋi (t) = f (t, xi (t)).

(2.21)

Then, we can define discretized state equations as difference equations in terms of
f which can be solved for state variable xi at present time t + dt. The structure
of these difference equations is dependent on the integration method utilized for
the discretization of the continuous state equation. For Euler Forward method, the
difference equation will be expressed as (2.22)
xi (t + dt) = xi (t) + dtf (t, xi (t))

(2.22)

The difference equation under Euler Backward method will take the form of (2.23)
xi (t + dt) = xi (t) + dtf (t + dt, xi (t + dt))

(2.23)

Under Trapezoidal method, the difference equation is stated as (2.24)
xi (t + dt) = xi (t) +

dt
(f (t, xi (t)) + f (t + dt, xi (t + dt)))
2

(2.24)

These difference equation forms for each of these integration methods can be expanded
for a entire system of state space model equations, with assumption of a linear system,
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as seen in (2.25)(2.26)(2.27) for the Euler Forward, Euler Backward, and Trapezoidal
methods, respectively:
X(t + dt) = (I + dtA)X(t) + (dtB)U (t)

(2.25)

X(t + dt) = (I − dtA)−1 X(t) + (I − dtA)−1 dtBU (t)

(2.26)

X(t + dt) = [(I − dtA/2)−1 (I + dtA/2)]X(t) + (I − dtA/2)−1 dtBU (t),

(2.27)

where I is the identity matrix.
The choice of integration method to discretize a SS model of a power electronic
system is dependent on the desired numerical stability, accuracy, and computational
cost of the resultant SS model. Typically, SS models discretized with explicit methods
are more computationally inexpensive than those discretized with implicit methods,
due to new solutions of a SS model being only in terms of past solutions, especially for
nonlinear or discontinuous SS models which may require iterative solvers otherwise.
However, due to numerical error of discrete solutions from analytical continuous solutions of a SS model that arises from using only past solutions to compute new ones
under explicit methods, use of explicit methods can lead to numerical instability or
inaccuracy if time step length dt is too large for time dynamics of the model. The
Euler Forward method (2.22) is a classic example of these trade offs as it tends to be
computational cheap but requires small time steps dt to stay stable for fast dynamic
or stiff models such as often seen for electrical systems. Implicit methods, such as
Euler Backward and Trapezoidal methods, tend to always stay numerically stable
over a wide range of time step lengths, so long as system is also stable, and have
better numerical accuracy over many explicit methods (including Euler Forward) due
to using both present and past terms to solve for present solution. However, if a
solution of a implicitly discretized SS model is in terms of itself, the model will need
to be rearranged (preferably offline) so solution is on left hand side of equality and
new coefficients with additional sums and multiplication may appear on right hand
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side that can raise computational cost. Moreover, if the SS model is nonlinear, its
implicitly discretized form may not be practically rearrangeable, requiring then to use
computationally costly iterative solving approaches such as Newton-Raphson method
to approximate the solution. An example nonlinear system that can be problematic
under implicit integration is one where solution x(t + dt) is in terms of sin(x(t + dt))
which x cannot be practically separated out by itself symbolically.
As a rule of thumb for real-time simulation, if a system is linear and stiff, use
of implicit methods is preferred, such as Trapezoidal method, for the stability and
accuracy with slight trade off in computational cost. If a simulation requires very
small time step lengths, regardless of nonlinearity of a system, then explicit methods
can be acceptable, so long as time step length is chosen to be small enough to maintain
reasonable stability and accuracy and computational cost is less than time step length.
Should a system be nonlinear, explicit methods maybe required to meet time step
length in real-time execution to avoid costly iterative solving. If explicit methods
do not provide sufficient accuracy and stability required for the real-time simulation
of a nonlinear system, then implicit methods maybe required with use of iterative
solvers, though real-time execution feasibility might be limited depending on system
time dynamics, computational cost, and time step length required for an application.
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Chapter 3
Probabilistic Digital Twins
3.1

Concept

As a physical power electronic converter system contains elements of random (stochastic) uncertainty during operation, a deterministic (non-random) real-time model to
use as the digital twin of the system (and its subsystems) cannot consider these elements that affect the behavior of the system. Examples of these stochastic and
uncertain elements that can influence power converter behavior include electromagnetic interference (EMI), thermal effects, component tolerances and manufacturing
defects, fluctuating loads and sources, and more. By not considering these uncertainties, a deterministic digital twin may not accurately model the behavior of a physical
system during real operation. While periodically refreshing and training the digital
twin model definitions from measurements of the converter in normal operation can
assist with keeping the twin matching the converter in terms of expected values, a
deterministic model still cannot predict behavior influenced by random elements with
probable outcomes. Therefore, the author proposes using probabilistic models for use
in real-time digital twins.
Probabilistic modeling involves creating a model of a system that not only considers the expected value of the system quantities but also the probability of these
quantities influenced by stochastic disturbances. Two common probabilistic modeling
methods include Monte Carlo (MC; sampling method) and generalized Polynomial
Chaos Expansion (PCE; analytical method)[10][16]; more information about the PCE
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method are discussed in Section 2.2. As PCE representation can be computationally cheaper than sampling approaches for smaller scale systems (power converters
for instance), including for computing statistical moments that can be applied for
diagnostics/PHM, this representation is applied in the proposed probabilistic DTs.
Though probabilistic/stochastic modeling is computationally expensive (resource and
time wise) in comparison to deterministic models, the usage of FPGA devices to
compute and simulate these models allows for possibility of real-time execution with
reduced need to sacrifice model fidelity.

3.2

Probabilistic Modeling of Power Electronic Converter

The proposed probabilistic digital twin of a power electronic system is a real-time
simulated model of a system, expressed as stochastic state space models utilizing
switching functions that allow for switching or average modeling. Similar to [18],
these models to be solved every time step by a real-time solver are expressed as in
(3.1):
ẋ(t) = A(t, s(t))x(t) + B(t, s(t))u(t)
(3.1)
y(t) = C(t, s(t))x(t) + D(t, s(t))u(t)
where A, B, C, D are the model coefficient matrices of the converter system model
containing stochastic PCE processes; x(t) are the states of the system; u(t) is the
inputs of the system; y(t) is the output of the system model; t is present time; and
s(t) is the switch value at present time which is -1, 0, or 1 for transient switching
modeling or −1 through 1 duty for average modeling of given system. As A, B, C, D
of (3.1) contains stochastic elements, all variables and constants in the model are
expressed in PCE form. The model of (3.1) is discretized with computationally
inexpensive explicit integration methods such as Euler Forward or Runge-Kutta [22]
for lower simulation time steps where stability of the system allows, while implicit
methods such as Euler Backward or Tustin [22] are used for larger time steps where
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numerical stability and accuracy are greater concern than reduction of computation
cost and execution time for the model.
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Figure 3.1 Buck Converter
An example stochastic state space model of the buck converter of Fig. 3.1 is
presented in (3.2)
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where L, C, R are the three (N = 3) stochastic process elements of the converter,
IL and VC are states of the converter, Vs is input source voltage to the converter, s
is a switching function of the duty (average) or switch value (transient), and VR is
the voltage across the load resistance R. During simulation, all terms of the model
are considered as PCE variables, even deterministic terms. If it is assumed the
random processes have uniform distributions based on their component tolerance Tol
from their expected value µ, and the number of terms of the PCE variables P is 10
(N = 3, O = 2), then we express L, C, and R like so (3.3):
L = µL Ψ0 (ξ) + µL Tol Ψ1 (ξ)
C = µC Ψ0 (ξ) + µC Tol Ψ2 (ξ)
R = µR Ψ0 (ξ) + µR Tol Ψ3 (ξ),
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(3.3)

where β0 of each process is set to equal their expected value, the i-th βi coefficient
is set equal to the maximum distance from expected value based on tolerance (µTol ),
where i is the unique nonzero positive index of the stochastic process (1 for first
process, 2 for second process, and so on). All other coefficients are set to zero. In
this case, ξ = [ξ1 , ξ2 , ξ3 ]T where each random variable ξi respectively corresponds
to the normalized ([−1, 1]) randomness of L, C, and R. The Ψk polynomials are
chosen to be Legendre for uniform distributions. Assignment of coefficients will differ
for different distributions and corresponding polynomial type. Also, the coefficients
can be assigned from values computed from measurement distributions of the real
converter system components, as discussed in Chapter 7. These stochastic processes
can be expressed as vectors of their P number of coefficients and then the state space
model of (3.2) can be solved with vectorized versions of the linear algebra expressed
in Section 2.2.
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Chapter 4
Real-Time Model-Specific Probabilistic Solvers
In this chapter, the design and FPGA implementation of real-time model-specific
probabilistic solvers for power electronic system digital twins are discussed. The C++
implementation of the solvers is detailed in this chapter, so the reader is recommended
to be familiar with C++ concepts to understand the terminology.

4.1

Model-Specific Simulation Solvers Concept

To implement real-time probabilistic digital twins of power electronic systems in the
proposed approach, simulation solvers are created to solve the probabilistic models of the physical counterpart. These simulation solvers, tailored specifically for a
given model, are defined as function definitions in C++ language. Each time the
solver function is called within an application, the solver solves a given converter
probabilistic state space model (3.1)(3.2) discretely for a single time step. Quantities that persist between time steps, such as states and system solutions, are defined
as static variables in the C++ solver definition which persist between calls to the
function. For optimal execution of the solver functions, each function definition is
tailored specifically for the given converter model. The created solver functions are
designed to support High Level Synthesis (HLS) of their definitions into Hardware
Description Languages (HDL), such as VHDL or Verilog, allowing the functions to be
implemented as FPGA execution cores for high performance, low latency, real-time
execution. Tools such as Xilinx Vivado HLx suite can be used to HLS the solver
functions into FPGA cores for Xilinx FPGAs.
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To compute probabilistic models with PCE expressions, the solver functions utilize
a C++ library developed for this work to represent PCE processes and variables and
provide for algebra between them. This library is discussed in Section 4.2.

4.2
4.2.1

Polynomial Chaos Linear Algebra Library
Purpose

Probabilistic modeling of systems using PCE requires linear algebra as that seen in
Subsection 2.2.2. Such linear algebra can be defined in vectorized form, where each
PCE process is expressed as a vector of polynomial coefficients βk and then vector/matrix arithmetic can be performed between the vectors of each PCE process. However,
the C++ language and its standard libraries do not provide for vectorized arithmetic
natively. Vector arithmetic for PCE can be performed in C++ using third-party linear algebra libraries such as BLAS[33], LAPACK[34], and Eigen[35] for instance, but
such libraries are not tailored for PCE, requiring much of the low-level operations
of each PCE operation to be exposed to the modeler. Moreover, such libraries are
not designed for FPGA HLS, preventing them to be used to create FPGA execution
cores. In light of this scenario, the author developed a C++ library for PCE linear
algebra to support development of C++ probabilistic solvers for digital twins. The
library is distributed under the Easy PolynomIal Chaos (EPIC) name.This library
provides for data types for PCE processes and the math operations between them,
along with utility functions to support usage. Details on this library are explained in
the following subsections.

4.2.2

PCE Data Type

At the heart of the EPIC library is the PolynomialChaosExpansion (PCE) data type
defined as a C++ class template, its partial definition found in Fig. 4.1 and its UMLlike diagram in Fig. 4.2. Each object of the PCE type represents either a deterministic
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template
<
typename r e a l ,
unsigned i n t num_coefficients_param ,
const r e a l ∗ const inner_products_param
>
c l a s s PolynomialChaosExpansion
{
private :
// PCE c o e f f i c i e n t s
r e a l v a l u e s [ num_coefficients_param ] ;
public :
};

// r e s t o f d e f i n i t i o n h e r e . . .

Figure 4.1 PCE Type C++ Class Template Partial Definition

Figure 4.2 PCE Type UML
Diagram
or probabilistic variable/process in PCE representation. The PCE objects each store
their coefficients βk as a fixed P -sized array field labeled values.
To provide for linear algebra between coefficient vector arrays of PCE objects, the
PCE classes provide both overloaded operators (+-*/) and uniquely named functions
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for vectorized math operations between coefficients of PCE objects. Overloaded operators and functions are also provided to allow algebra to be performed between PCE
and other C++ scalar data types such as intrinsic float and double types for single/double precision floating point numerical objects. Vectorized algebra in all math operators and functions are implemented using loops with a fixed multiple of P iterations
to perform scalar arithmetic between coefficients of two PCE objects and possibly
inner products in C. Addition, subtraction, and multiplication of two PCE objects
are implemented as vectorized versions of (2.5)(2.10) seen in (2.12)(2.13). Division
operations are also supported but due to computational cost of this operation, it is reserved only for offline computations of model constants that have division operations
but are needed for online simulation. As the math operators only operate on the PCE
objects’ coefficients, the chosen orthogonal polynomials of the processes are implicitly
expected and not present in the C++ definitions. Choice of the polynomials change
the values of the inner product tensor C but operators stay unchanged. Through the
overloaded operators, probabilistic system models with PCE terms can be expressed
exactly as if the models are expressed with deterministic scalar terms, allowing for
conveniently expressing models without exposing to the modeler the low-level vector
algebra required for the PCE arithmetic. All math operators and functions, along
with other methods of PCE type, are optimized for FPGA HLS through use of fixed
sized arrays, constant objects, literal values, fixed iteration loops, and intrinsic C++
features. Dynamically allocated memory and C++ standard library features are not
used in the math operators and functions since such features are typically not well
supported by HLS tools for translating C++ code into HDL ones.
To construct objects in PCE representation under C++ environments, the PCE
class template provides four constructors as seen in Fig. 4.3. The first constructor
provides for constructing an object of a deterministic PCE process whose expected
value is given as the constructor parameter. This constructor gives the default ex-
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template
<
typename r e a l ,
unsigned i n t num_coefficients_param ,
const r e a l ∗ const inner_products_param
>
c l a s s PolynomialChaosExpansion
{
public :
// C o n s t r u c t o r s
e x p l i c i t PolynomialChaosExpansion ( r e a l e x p e c t e d _ v a l u e = 0 . 0 ) ;
PolynomialChaosExpansion
(
r e a l expected_value ,
r e a l range ,
unsigned i n t i d
);
PolynomialChaosExpansion ( const HLSPolynomialChaosExpansion& b a s e ) ;
PolynomialChaosExpansion ( const r e a l v [ num_coefficients_param ] ) ;
};

Figure 4.3 PCE Type C++ Class Template Constructors
pected value to be zero, allowing the constructor to be used to instance multiple
default PCE objects such as in arrays or C++ vectors. Next, the second constructor
constructs a PCE object for a probabilistic process. This constructor takes as parameters the expected value of the process, the maximum range an uncertain value can
have from the process’s expected value (absolute deviation), and an one-th numerical
index that indicates which uncertain variable the created process is within a PCE
vector space; this index cannot be ≤ 0 and cannot exceed the number of uncertain
variables N in a PCE space. Lastly, the third constructor allows for a copy of an
existing PCE object to be created, and the fourth one constructs a PCE object for
given coefficients βk provided as an P -sized array.
As noted before, the PCE data type is defined as a C++ class template, allowing
actual instances of the type to be customized in a meta-programming manner as the
type are used. The use of a class template of the PCE type allows instances of the
type to be optimized during compile or HLS time based on number of coefficients P
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in each PCE object and on the inner product C used for the type. Moreover, the data
type used to store numerical values for the coefficients βk array in a PCE object can
be conveniently defined in an application without modifying the PCE class definition,
allowing for different data types to be used depending on the execution environment
(float and double floating point types or fixed point types). In these regards, the
PCE class template has three template parameters: real, num_coefficients_param,
and inner_products_param. The real parameter sets the data type used to store
numerical values with PCE objects. For CPU execution, typical types for real are
floating points types such as float and double in C++ for their large numerical range
and precision. Under FPGA HLS, fixed point types such as ap_fixed for Xilinx
environments are recommended due to the reduced computational resource usage
and latency of operations with fixed point representation in comparison to floating
point types, especially on FPGA hardware. Other types for real parameter can also
be used, so long as they support assignment to numerical decimal literal values. The
second parameter, num_coefficients_param, corresponds to P and sets the number
of coefficients that PCE instances store. This parameter is used to set the fixed size P
of the coefficients array along with the number of iterations in operator loops during
compile/HLS time, allowing for optimizations by a compiler or synthesizer around
fixed sizes and number of iterations. These optimizations include loop unrolling for
parallel execution and use of low-latency memory registers for fixed arrays, among
other optimizations. Finally, the inner_products_param is a C++ pointer parameter
that points to a fixed constant 1-D array of P 3 size that stores the inner products
3-D tensor C that determines the vector space of the instanced PCE objects for their
arithmetic. As this array parameter is constant and fixed, compilers and synthesizers
can optimize around it, such as inlining the elements of the parameter array into
operations that use them. The memory layout of the inner_products_param array
for C must support the following expression (4.1)
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C(i, j, k) = C[i ∗ P 2 + j ∗ P + k];

(4.1)

As the inner_products_param must be defined during compile/synthesis time, this
parameter for C must be computed offline. The computation can be done using either
linear algebra environments such as Matlab or directly in C++ with general linear
algebra libraries in a separate application than the one utilizing the PCE type.
Through choice of the three template parameters, one can define multiple objects
of different PCE types in an application, effectively each type of a separate probabilistic vector space. As C++ language is strongly-typed, PCE objects of different
template parameters are of different types and therefore not allowed to interact with
one another through the math operators. This dis-allowance prevents algebra to be
performed between PCE processes under separate vector spaces, which is considered
undefined behavior. Only PCE objects of same template parameters are treated as
same type and thereby math operations can be performed between said objects.

// i n c l u d e PCE t e m p l a t e d e f i n i t i o n
#include " PolynomialChaosExpansion . hpp "
// d e f i n e d e l s e w h e r e t h a t has e x t e r n a l l i n k a g e
const s t a t i c unsigned i n t n u m _ c o e f f i c i e n t s = 1 5 ;
const s t a t i c double i n n e r _ p r o d u c t s [ 1 5 ∗ 1 5 ∗ 1 5 ] ;
// f u r t h e r i n t o an a p p l i c a t i o n . . .
// t y p e d e f f o r c o n v e n i e n c e
typedef double r e a l ;
typedef PolynomialChaosExpansion<r e a l , n u m _ c o e f f i c i e n t s , i n n e r _ p r o d u c t s > PCE;
PCE
PCE
PCE
real
real

//PCE o b j e c t i n s t a n c i n g and u s a g e
a (5.0 , 2.0 , 1);
b(3.0 , 1.0 , 2);
c (7.333);
d = 12.0;
e = 25.0;

PCE x = a ∗b + c ∗d ;
PCE y = PCE( 3 . 0 ) ∗ ( b+c ) − a ∗b∗ c ;
PCE z = add_pce_real ( mul_pce_pce ( a , b ) , d ) ;

Figure 4.4 Example Usage of PCE C++ Objects
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Fig. 4.4 shows an example C++ source code on usage of the PCE class template types in a C++ environment. At the start of the example, the PCE class
template definition is included via the PolynomialChaosExpansion.hpp header file.
Afterward, the number of coefficients P and the inner products C are respectively
declared as constant static objects num_coefficients and inner_products. These objects are used as template parameters for the PCE type used in this case and must
be defined somewhere in C++ source code that is externally linkable to be used
as template parameters during compile/synthesis time. Later in the example, the
PolynomialChaosExpansion class template is parametrized into a specific PCE type
and then aliased to the PCE type name via a typedef statement for convenience.
The PCE template is parameterized with the real type, aliased from double type,
and the num_coefficients and inner_products objects. Afterward, three objects of
PCE type are instanced, along with two real objects. The first two objects, a and
b, demonstrate how to construct PCE objects for probabilistic processes. The third
PCE object, c, shows how a deterministic process can be expressed as a PCE object.
The remaining objects, d and e, are mere scalar deterministic processes in floating
point representation that can be used in PCE algebra. In the last portion of the example source code, PCE x through z demonstrate mathematical operations between
objects of PCE or real type. As can be noticed, the expressions appear scalar and
do not expose the vectorized algebra between PCE objects to the user through the
operators encapsulation. The object z demonstrates use of the uniquely named math
functions in place of overloaded operators.

4.2.3

Code Generation for Optimal Data Type

While the generic PCE type presented in Subsection 4.2.2 is suitable for general development of probabilistic model solvers under C++, further optimization for computational cost reduction can be made to the PCE type that is beyond what is
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possible with class templates. For instance, loops can be unrolled completely in the
C++ definitions to allow greater control of implementing their iterations to be each
executable in parallel to the others. Moreover, the inner products of the tensor C
can be embedded directly into the PCE type, potentially even explicitly inlined into
statements directly as literal values, forcing compilers and HLS tools to treat them
as such for possible optimization. These optimizations can be achieved through the
automatic code generation of definitions of PCE types, allowing the definitions to be
optimized and tailored specifically for a given PCE vector space. In this regard, a
code generator to generate custom tailored PCE types was developed in C++.
This code generator, labeled PceClassGenerator, takes as input the parameters to
describe a PCE vector space, N, O, P, and C, along with settings for code generation,
and outputs a specific C++ class definition for a PCE type tailored to the specified
PCE vector space, along with for the specified executing platform (FPGA). Unlike the
generic PCE type described in Subsection 4.2.2, the PCE type generated by the code
generator is a regular class definition rather than a template, allowing its definition to
be self-contained and not dependent on externally defined objects. These generated
PCE classes self-contain constant static definitions for N, O, P, and C and provide all
of the same methods, functions, and operators as the generic PCE type. However,
the functions and operators of the generated type do not contain any loops, instead
their iterations are completely unrolled into individual and independent statements
which can potentially be evaluated in parallel, especially in FPGA logic, allowing
for computational speedups and/or lower resource usage. Moreover, the C inner
products are defined as true constants (const static), allowing them to be treated as
literal values that can potentially be memoryless to reduce resource consumption and
latency. For FPGA execution, the PceClassGenerator code generator can also insert
HLS directives into the custom PCE class definition for particular FPGA platform
(Xilinx, for instance), giving more control and optimizations over latency and resource
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usage without the type user having to manually add the directives into the definition.
Regardless of the generated structure of the PCE class, the definition can either be
created as a character string that can be further manipulated by the application that
is utilizing the code generator, or the definition can be created as a C++ header file
which can then be included into other applications such as the probabilistic simulation
solvers of digital twins.
The PceClassGenerator begins generation of the C++ class definition for the custom PCE types by internally storing a constant static string that contains a template
(not to be confused with C++ templates) for a general PCE type definition. This
string contains all of the definitions for the PCE type’s fields, constructors, and math
operators/functions. To allow customization of the definition template for a particular PCE vector space and HLS settings, the definition string contains keywords
and commands, surrounded by $ symbols, which serve as placeholders for labels and
values to be part of the definition. The placeholders include the name of the PCE
type, N, O, P, C parameters, unroll-able loops, HLS directives, and other elements
part of the definition. During code generation, a PceClassGenerator object will make
a copy of the definition string and then in the copy, search and replace the keywords
with PCE parameters for constants, C++ statements for unrolled loops, and preprocessor pragma statements for HLS directives. The C++ statements replacing the
placeholders in the definitions are created by internal private methods of the PceClassGenerator class, using parameters and settings given to objects of said class.
If the placeholders are commands with parameters, methods are used to parse and
evaluate the commands before generating the resultant C++ statements. Unrolled
loops are created by generating the unrolled loop statements, as strings, within loops
within the generator methods. All of this code generation process is performed by
the generateDefinition(.) and generateAndExportDefinition(.) methods of the PceClassGenerator class, which return the customized type definition string for further
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modification or export the definition to file, respectively. Both methods take structure objects storing the PCE space information (PolynomialChaosSpace) and code
generation settings (PCEClassGenerator::GenerationParameters). The generateAndExportDefinition(.) method also takes as parameter the name for the header file
that will store the generated PCE type definition.

4.3

Solver Function Definitions

This section describes how the model-specific solver functions can be defined in C++
using the PCE data types, a given SS model of a system, and required signal interfacing.
void p r o b a b i l i s t i c _ s o l v e r
(
PCE y [A] ,
PCE x [ B ] ,
r e a l u [C] ,
r e a l s [D]
)
{
// model c o n s t a n t s
const s t a t i c PCE param1 = PCE(<arguments1 >);
const s t a t i c PCE param2 = PCE(<arguments2 >);
const s t a t i c r e a l param3 = <argument3 >;
// . . .
const s t a t i c PCE paramM = PCE(<argumentsM >);
// s t a t e s and o t h e r p e r s i s t e n t v a r i a b l e s
s t a t i c PCE s t a t e 1 = PCE ( 0 . 0 ) ;
s t a t i c PCE s t a t e 2 = PCE ( 0 . 0 ) ;
// . . .
s t a t i c PCE s t a t e S = PCE ( 0 . 0 ) ;
// s o l v e f o r s t a t e s h e r e w i t h d i s c r e t e e x p r e s s i o n s
// u s i n g p a s t s t a t e s , u [C] , and s [D] as i n p u t s
// s o l v e f o r s o l u t i o n o u t p u t s h e r e
// u s i n g s t a t e s , u [C] , and s [D] as i n p u t s

};

// u p d a t e o u t p u t arguments y [A] and x [B] h e r e
// u s i n g s t a t e s and s o l u t i o n s computed a b o v e

Figure 4.5 General C++ Probabilistic Solver Function Pseudo-Definition
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4.3.1

General Solver Definition

As noted before, the probabilistic solvers for power electronic system models using
PCE representation in the proposed approach are defined in C++ as functions definitions. A general pseudo C++ definition of such solvers is presented in Fig. 4.5.
Each call to this solver function in an application updates its probabilistic state space
model of a simulated system for a single time step. The argument list of this function includes at minimum the input and output signals of the solver. The inputs
can include the argument state space model inputs u and switching power electronic
gate signals s. The solver function samples these inputs every call (time step) to be
used to update the system model. The output arguments can include the states x of
the system model and the system solution outputs of such model y. These output
arguments are updated from the solved state space model every time the function is
called. Other arguments can be defined for the solver function, for instance statistical
moment outputs, depending on the application of the solver.
The solver function definitions typically define several variables to be used in the
model solving. All constant parameters for the solved model are defined constant
static (const static) variables (param1 through paramM ) which are computed offline
before or during compile/synthesis time. Use of constant static variables for parameters allows the parameters to be potentially inlined into C++ statements during
compilation/HLS for reduced computational cost. The parameters will generally be
either of a PCE type for uncertain, probabilistic parameters, or be a real type for deterministic parameters, though deterministic parameters can be of PCE type as well.
The PCE and real type can be defined outside the function definition or be provided
as template parameters if the solver function is defined as a function template. Other
parameters can be defined under different data types, such as integers (int, long)
for instance, depending on implementation of the state space model to solve. For
model states (state1 through stateS ) and other elements that persist between time
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steps (solver function calls), these elements are defined as static variables. Like the
parameters, these static variables can be of real, PCE, or other type, depending on
the uncertainty and usage of the variable in question. As the states and other static
elements will be used as inputs to the state space models besides being outputs, these
variables must be initialized to initial conditions for simulation time t = 0; otherwise,
the compiler or HLS tool will initialize the variables to undefined values.
After the parameters and states are defined in the solver function definition, the
statements for solving the probabilistic state space model are expressed. The state
space models are discretized using either explicit (Euler Forward, Runge Kutta) or
implicit (Trapezoidal) integration and expressed to solve for the states x for the
model. The inputs for these statements are generally the input arguments of the
solver function as well as the past states of the solved system, with parameters used
as constant coefficients in the expressions. The statements for the states are evaluated
for a single time step when the solver function is called. The outputs of the model y
are solved similarly as the states and generally are in terms of the solved states.
The final portion of the solver function definition is to update the output arguments of the function. Depending on implementation and application of the solver,
the arguments are merely assigned to the solutions (x, y) of the solved state space
model. Other output arguments will contain their own expressions for updating.
Fig. 4.6 presents an example solver function definition for a buck converter,
the probabilistic state space model expressed as (3.2) and topology shown in Fig.
3.1. The exact definition of the real and PCE types used in the solver example are
defined elsewhere outside the function definition. In this example, the outputs of the
solver are the converter’s states inductor current IL and capacitor voltage Vc , and
the voltage of the load resistance VR . The inputs to the solver are the source voltage
to the converter Vs and the gate signal for the active switch of the converter s. As
s is a real value, rather a boolean (true,false), this input can be used to control the

37

void b u c k C o n v e r t e r P r o b a b i l i s t i c S o l v e r
(
PCE y [ 1 ] , // o u t p u t Vr
PCE x [ 2 ] , // o u t p u t s I l , Vc
r e a l u [ 1 ] , // i n p u t Vs
r e a l s [ 1 ] // i n p u t s w i t c h g a t e
)
{
// model c o n s t a n t s
const s t a t i c r e a l DT = 1 . 0 e −6;
const s t a t i c r e a l uL = 1 . 0 e −3;
const s t a t i c r e a l uC = 900 e −6;
const s t a t i c r e a l uR = 1 0 . 0 ;
const s t a t i c r e a l t o l L = 0 . 1 ∗ uL ;
const s t a t i c r e a l t o l C = 0 . 1 ∗ uC ;
const s t a t i c r e a l t o l R = 0 . 1 ∗uR ;
const s t a t i c PCE L = PCE( uL , t o l L , 1 ) ;
const s t a t i c PCE C = PCE(uC , tolC , 2 ) ;
const s t a t i c PCE R = PCE(uR , tolR , 3 ) ;
const s t a t i c PCE DToL = DT/L ;
const s t a t i c PCE DToC = DT/C ;
const s t a t i c PCE DToRC = DT/ (R∗C ) ;
// s t a t e s and o t h e r p e r s i s t e n t v a r i a b l e s
s t a t i c PCE i l _ p a s t = PCE ( 0 . 0 ) ;
s t a t i c PCE vc_past = PCE ( 0 . 0 ) ;
// u p d a t e s t a t e s p a c e model
PCE i l = i l _ p a s t + DToL∗ ( s [ 0 ] ∗ u [ 0 ] − vc_past ) ;
PCE vc = vc_past + DToC∗ i l _ p a s t − DToRC∗ vc_past ;
il_past = i l ;
vc_past = vc ;
PCE vr = vc ;

};

// u p d a t e o u t p u t arguments y and x
y [ 0 ] = vr ;
x[0] = il ;
x [ 1 ] = vc ;

Figure 4.6 C++ Probabilistic Solver Function Definition for Buck Converter Model
converter as an average model (s ∈ {0 − 1}) or as a switching model (s ∈ {1, 0}); see
Section 2.3 for further details.
The parameters of the state space model are defined as constant static variables,
which include uncertain parameters L, C, and R of the buck converter along with
parameters that pre-evaluate divisions to avoid such costly operations during online
evaluation of the state space model. The L, C, and R parameters are defined in terms
of their expected values and uncertain component tolerances which are also defined
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as constants as well. As the L, C, and R parameters embody the uncertain variables
within the PCE vector space used for the buck converter system, they are assigned
indices 1, 2, 3 to indicate which parameter is which uncertain variable in the system.
Most of the solver parameters can be computed entirely offline during compile/HLS
time, but parameters such as DToRC that contain sophisticated divisions and multiplications between PCE elements may require computation before compile/HLS time
outside the solver function definition, depending on version of C++ standard that is
supported by the compiler or HLS tool; C++11 and later support such constants as
constant expressions (constexpr), but earlier versions do not support this consistently
across compilers and HLS tools.
The buck converter state space model (3.2) in the example is explicitly discretized
with Euler Forward method for simplicity though implicit discretization can be used
also for increased numerical stability and accuracy across a wider range of time step
lengths dt. The model is expressed as two statements that are evaluated and assigned
to local variables il and vc for the states, and a third one that evaluates for the
load resistance voltage vr which is merely the same as the vc state. For the states
to persist across time steps (calls to the solver function), they are stored in static
variables il_past and vc_past.
The last statements of the solver function example for the buck converter involve
updating the output arguments of the solver. In this scenario, the output arguments
are merely the states x and solutions y of the solved probabilistic state space model.
The output arguments are merely assigned to the temporary variables il, vc, and vr.

4.3.2

Solver Definition with Update-able Parameters

If a probabilistic solver function is to have update-able parameters to support model
training for digital twinning applications, the parameters can no longer be defined
as constant static variables as seen in the Subsection 4.3.1. To support updating
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struct S o l v e r P a r a m e t e r s
{
PCE param1 ;
PCE param2 ;
r e a l param3 ;
// . . .
PCE paramN ;
};
void p r o b a b i l i s t i c _ s o l v e r
(
const S o l v e r P a r a m e t e r s& parameters ,
PCE y [ a ] ,
PCE x [ b ] ,
real u[ c ] ,
real s [d]
)
{
// d e f i n i t i o n g o e s h e r e . . .
};

Figure 4.7 C++ Probabilistic Solver Function with Trainable Parameters
of model parameters, the parameters can be treated as input arguments seen in the
partial definition of Fig. 4.7. In this setup, the parameters are defined as a C++
structure called SolverParameters whose instances contain model parameters to be
used by the given solver function. The solver function now takes as argument a
reference (&) to an instance of the SolverParameters structure and uses the stored
parameters in the structure within the state space model expressions. An alternative
to using structures for the parameters is to use arrays though all elements in an array
must be of the same data type; structures allow for mixing of types. The downside
to having the parameters dynamic rather than as constants is the parameters can
no longer be treated as inlined literal values for optimization purposes during compilation or HLS. Instead, the parameters will be treated as resources that consume
memory with related access overhead (latency). However, since the parameters will
be accessed as constants (read only) by the solver function, some compilers and HLS
tools can potentially provide some optimization in this regard though not as effective
as using pure constant static (literal) values. Moreover, the overhead of using dynamic parameters can be potentially reduced using directives in compilers and HLS
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tools. In any case, the overhead of the parameters being dynamic should be considered when designing the solver in terms of resource usage and timing, along with
delays in possible feedback loops for control, model training, and digital twinning
applications.

4.4

Solver FPGA Synthesis and Design

The C++ source of the probabilistic simulation solvers is encapsulated into a toplevel function, seen in Section 4.3, that is synthesizable into a HDL defined real-time
FPGA execution core, as depicted in Fig. 4.8. Arguments of the top-level function
are synthesized as the signal ports for the synthesized FPGA core. These signal
ports non-exhaustively include the simulator model solution outputs x(t) and y(t) as
PCE coefficients, input control signals (switch gate signals, duty, etc.) for simulated
power converters s(t), input voltage/current source values as u(t), and anything else
required for a particular application of the solver. The core respectively samples and
updates all inputs and outputs every time step. During FPGA synthesis, the solver
core critical timing requirements, execution latency (number of clock cycles), resource
usage/allocation, and pipelining can be adjusted using directives to the HLS tools
(Vivado HLS). The directive settings depend on designed resource usage for given
FPGA device, chosen clock cycle period, and real-time computational time limits for
given time step. To execute, the simulator core is driven by a single execution clock
source on the FPGA. Frequency of this clock source and the execution latency of the
core are chosen to reduce computational time and thereby reduce simulation time
step.
Real-time execution of the core is enabled by triggering the solver core with a
start signal to solve its model at beginning of each time step in actual time. After
the core has solved for a step based on its inputs, the core outputs its solutions and
raises a done signal to indicate to other FPGA cores reading from the solver core
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Figure 4.8 Stochastic Digital Twin Simulator Core
that the solutions are valid to read. The core then waits idly until the start signal is
raised again. Depending on the execution latency and clock used, the time step can
be larger than the cycle period of the clock driving the solver core.

Figure 4.9 Stochastic Digital Twin Development Process
Depicted in Fig. 4.9, the development process of creating a FPGA probabilistic
solver core for a given system power electronic system model is as follows: First, the
PCE parameters (N, O, P, C) computation is performed in linear algebra tools such
as Matlab and the parameters are stored as plain text in a file. Then, the parameters
are read into the PCE data type code generator which generates the customized PCE
C++ type definition sources. The sources are next included into C++ code for a

42

probabilistic model solver and potentially also controller(s) which can be compiled
and run for offline testing and validation of the model. Once the solver C++ code
is tested, the code sources can be passed to a HLS tool suite such as Xilinx Vivado
HLS to be converted automatically to HDL (VHDL) code for FPGA design, following
internal data type (fixed or floating point) and latency/timing directives given by tool
user. Finally, the HDL code is logically synthesized to register transfer logic (RTL)
netlist which is applied to implement a bitstream or embeddable core to program the
logic of a target FPGA for real-time execution.

4.5

Probabilistic Solver Feasibility

As probabilistic solvers can be computationally expensive in comparison to traditional
deterministic simulation, even with PCE, the complexity of probabilistic models to
run on existing FPGA devices has finite limits for real-time execution. This section
presents FPGA resource usage and timing results for probabilistic model-specific
solvers of common power converter topologies which highlight present feasibility of
embeddable real-time probabilistic simulation solvers which can be applied for digital
twins. The scenario for the tests was for the application of the solvers for embeddable
digital twins for control-layer oriented diagnostics, as seen in Chapter 6 and [9].
These results emphasize the necessity to use decomposed equivalent models of power
converters instead of full size models to achieve practical real-time simulation.

4.5.1

Example Models

Shown in Fig. 4.10 and Fig. 4.11, two power converter topologies and their control
layer equivalent models are chosen as examples to highlight feasibility of probabilistic
real-time solvers made for these models. The first model Fig. 4.10(a) is a two switch
1-leg half-bridge topology. This topology is one of the smallest and most common
topologies seen in power electronic systems, often being a submodule in larger sys-
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Figure 4.10 Test Converter Models; (model a) 1-leg half-bridge, (model b) converter
layer model of (model a), (model c) application layer of (model a)
tems, making it an ideal base reference to study. Fig. 4.10(b) and Fig. 4.10(c) depict
possible converter (current) and application (voltage) control layer models, respectively, of the 1-leg half-bridge topology. The converter layer model shown considers
the effect of the input capacitor of Fig. 4.10(a) to be negligible, which allows the
model to be simplified to reduced form. The models of Fig. 4.10(b) and Fig. 4.10(c)
would be recommended to be used as FPGA-embeddable solvers for this topology,
instead of the full model of Fig. 4.10(a), due to their smaller size and computational
cost. The next converter topology is the split input bus 3-leg half-bridge topology
of Fig. 4.11(d). This topology is another common converter topology seen in power
electronic systems for 3-phase applications which is over three times the size of the
converter of Fig. 4.10(a) in terms of topology. Lastly, the possible structures of the
respective converter and application control layer models of this converter are shown
in Fig. 4.11(e) and Fig. 4.11(f). Unlike the converter layer model of Fig. 4.10(a),
the converter layer model in Fig. 4.11(e) considers the effect of the input capacitors (Cp ,Cn ) to highlight how more detailed models can be applied but at increased
computational cost for the implemented solver. In practice of using the models for
control-oriented diagnostics, the choice to consider or neglect input capacitors or
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Figure 4.11 Test Converter Models; (model d) 3-leg bipolar half-bridge, (model e)
converter layer model of (model d), (model f) application layer models of (model d)
other details of the system in the control layer models is dependent on the controller
concerns in the layers, and the acceptable trade off of model accuracy and computational cost. Each submodel of the application control layer model of Fig. 4.11(f)
(parallel source, capacitor, and resistive load) are independent from one another and
each are implemented identical to the model in Fig. 4.10(c).
Each model in Fig. 4.10 and 4.11 to solve is defined as discrete state space
equations utilizing switching functions, allowing the same models to be used for transient switching or averaged simulation. The storage components of the converters
(inductors, capacitors) and their resistive loads were chosen to be stochastically uncertain, with uniform distributions considering tolerance of 10% from expected value.
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The stochastic values of these components are expressed in PCE, using order O = 2
which provides reasonable approximation of the probability distributions for the components. The stochastic components are highlighted in Fig. 4.10 and 4.11, and the
PCE parameters for each model used are tabulated in Table 4.1.

Table 4.1 Test Converter Model PCE Parameters
Topology Model
(a) 1-Leg Half-Bridge (Full Model)
(b) 1-Leg Half-Bridge (Converter Layer)
(c) 1-Leg Half-Bridge (Application Layer)
(d) 3-Leg Half-Bridge (Full Model)
(e) 3-Leg Half-Bridge (Converter Layer)
(f) 3-Leg Half-Bridge (Application Layer)

N
4
1
2
11
5
2 each

O
2
2
2
2
2
2 each

P
15
3
6
78
21
6 each

The simulation solvers of these models are developed in C++, once for 64-bit fixed
point and again for 32-bit floating point, before being synthesized and implemented
into FPGA cores using Xilinx Vivado HLx 2019.2 suite. Fixed point arithmetic allow
for reduced computational cost over floating point due to integer hardware usage,
which can potentially allow for smaller time step lengths, and/or resource usage, and
lower execution latency. However, fixed point representation tends to suffer lower
numerical range and precision compared to floating point for same amount of bits
per variable. This limitation requires wider data paths for fixed point variables to
have comparable range and precision as floating point, though fixed point range and
precision of fixed point data can be tuned for application necessities through adjusting
number of bits before and after the binary point. In cases where less wide data paths
and higher range and precision is needed, floating point arithmetic is applicable, so
long as potentially larger time steps are tolerable from increased computational cost
and latency of said arithmetic. Moreover, many high-level controller platforms often
utilize floating point variables in their algorithms, so utilizing floating point in the
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presented model-specific simulation solvers allows them to be directly compatible
with the controllers without converting numerical formats.

Table 4.2 FPGA Available Resources

Virtex-US+
Kintex-7

4.5.2

DSP
6,840
840

LUT
1,182,240
203,800

FF
2,364,480
407,600

BRAM (18kb)
4320
890

FPGA Platform

The test simulation solvers were primarily developed to target the Xilinx Virtex Ultrascale Plus (xcvu9p) FPGA found on Xilinx VCU118 evaluation kits. Shown in Table
4.2 are the available resources of the FPGA which include Digital Signal Processing
(DSP), Logic Look Up Tables (LUT), and Flip-Flop (FF) cells. The Virtex Ultrascale Plus (VUSP) is a newer FPGA series from 2015 which are one of the largest and
fastest FPGAs on the market in terms of resources and propagation delays. These
properties make the VUSP preferable for future large power converter controller applications that incorporate sophisticated fast control algorithms and complex stochastic
digital twin models. To highlight how the Xilinx 7-series FPGAs fare for probabilistic solvers, a Kintex-7 (xc7k325) FPGA on Xilinx KC705 evaluation kits was also
targeted. The Kintex-7 (K7) platform is an older FPGA series from 2012 which is
slower and much smaller than the VUSP, but has become a common platform for
present control systems in large power electronics; this FPGA is used for the case
study in Chapter 6 and [9]. Resource and timing results of the test models for the
K7 indicate what stochastic models are embeddable on commonly used FPGAs.

4.5.3

Solver FPGA Resource Usage and Timing

Presented in Table 4.3 is the VUSP FPGA resource usage (as percentage) and timing
results of the probabilistic real-time simulation solvers for the tested converter topolo-
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gies of Fig. 4.10 and 4.11, and Table 4.1, using 64-bit fixed point arithmetic. These
solvers’ latency and resource usage were configured via HLS directives to achieve minimum time step as possible through maximum parallelism where resource usage is less
of a concern on the VUSP FPGA. Most of these solvers use a latency no greater than
one cycle and extensive resource consumption for full parallelism to achieve the small
time steps in real-time for given solvers, serving as a baseline for solver performance.
The resource usage and timing presented only consider the model solvers themselves
and not of any controller or monitor for the converter.

Table 4.3 Real-Time 64-bit Fixed-Point Digital Twin
Resource Usage Percentage and Timing Results, Small
Time Step (Virtex-US+)
Model:
DSP (%)
LUT (%)
FF (%)
Clock T
Cycles
Min. ∆t
Feasible:

(a)
26.96
2.89
0.12
20ns
1
20ns
YES

(b)
0.06
0.11
0.01
6ns
1
6ns
YES

(c)
5.38
0.57
0.01
12ns
1
12ns
YES

(d)
x
x
x
x
x
x
NO

(e)
82.70
6.92
0.78
40ns
6
240ns
YES

(f)
5.38 each
0.57 each
0.01 each
12ns
1
12ns
YES

As seen from the results, the 1-leg half-bridge model (a) real-time solver is capable
of achieving time steps (∆t) of 20ns without exhausting FPGA resources, with only
27% DSP usage while others being negligible. At 20ns time steps, the model (a) can
be simulated as a switching model with high switching frequency and time resolution,
despite the model being probabilistic in design. Since resource usage is reasonably
low for this solver on target FPGA, this solver can be fit alongside logic for converter
system control functions on target VUSP FPGA. In this scenario, embeddable solvers
for probabilistic digital twins of the full 1-leg converter model is possible. Fitting this
solver as configured on the K7 FPGA with similar time step however would be difficult
to achieve due to the resource usage and potential route congestion on this FPGA,
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highlighting how the VSUP is preferable to older K7 FPGAs for monolithic models.
The solvers of the control layer models (b) and (c) of the 1-leg half-bridge converter
topology maintained even lower time steps, 6ns and 12ns respectively, while using
much smaller resources than (a). For purposes of controller-embeddable probabilistic
solvers, these results highlight how the control layer models are preferred over the
full sized model from both lower resource usage and small time steps, especially if the
given control layer operates on smaller FPGAs but run with small sampling periods.
For model (d) solver of the 3-leg topology, the estimated resource usage and logic
routing was found to far exceed even that of the VSUP, preventing its feasibility.
However, this topology’s control layer equivalents (e) and (f) are feasible. Model (f)
solvers are identical to the solver of model (c), with same resource usage and time
step (∆t=12ns). Due to resource usage and timing requirements of model (e) solver,
this solver was implemented to use a latency of six cycles to reduce parallel resources
utilization and relevant routing. This setup was accomplished by limiting the instance
of the PCE-PCE multiplication operator (most expensive operation) within the solver
to one via HLS directives. As such, the PCE-PCE multiplication operator resources
were shared between calls to this operation, operator usage scheduled across multiple
cycles. Through this setup, the model (e) solver still required 83% DSP units (others
negligible) and a larger clock T of 40ns, but was able to still achieve time step length
of 240ns. This time step length allows the probabilistic model to still be used for
high frequency switching models with reasonable time resolution. Results for model
(e) solver indicates how computational cost of probabilistic solvers can quickly grow,
limiting real-time execution and implementation feasibility based on model size and
number of stochastic sources.
Results in Table 4.3 highlight that probabilistic models can be solved with very
small time steps in real-time, but achieving these steps requires significant resources
to accomplish. Many FPGAs do not provide the same amount of resources as the
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VSUP, such as the K7, to implement these solvers with maximum parallelism and
1 cycle latency to achieve small time steps. As seen with model (e) solver, resource
usage grow large enough to potentially exceed the large VSUP, requiring resources to
be shared between calls to operations scheduled across multiple clock cycles to fit on
the FPGA. So for models with high complexity (large number of equation terms and
stochastic sources), or for smaller sized FPGAs, the solvers must be implemented
with multi-cycle designs so that resources can be sequentially reused for reduced
consumption.
Table 4.4 Real-Time 32-bit Floating-Point Digital Twin
Resource Usage Percentage and Timing Results (Virtex-US+)
Model:
DSP (%)
LUT (%)
FF (%)
Clock T
Cycles
Min. ∆t
Feasible:

(a)
1.90
2.44
0.64
8ns
138
1104ns
YES

(b)
0.13
0.11
0.05
4ns
17
68ns
YES

(c)
0.38
0.21
0.11
4ns
80
320ns
YES

(d)
x
x
x
x
x
x
NO

(e)
3.04
6.86
1.61
8ns
216
1728ns
YES

(f)
0.38 each
0.21 each
0.11 each
4ns
80
320ns
YES

Table 4.5 Real-Time 32-bit Floating-Point Digital Twin
Resource Usage Percentage and Timing Results (Kintex-7)
Model:
DSP (%)
LUT (%)
FF (%)
Clock T
Cycles
Min. ∆t
Feasible:

(a)
15.48
14.11
3.73
8ns
138
1104ns
YES

(b)
1.07
0.60
0.27
5ns
14
70ns
YES

(c)
3.10
1.15
0.64
5ns
70
350ns
YES

(d)
x
x
x
x
x
x
NO

(e)
x
x
x
x
x
x
NO

(f)
3.10 each
1.15 each
0.64 each
5ns
70
350ns
YES

Tables 4.4 and 4.5 report the FPGA resource usage timing results of the stochastic
real-time simulation solvers for tested converter topologies, the solvers configured as
multi-cycle designs with 4-8ns clock period and 32-bit floating point variables. As
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floating-point arithmetic is more computationally expensive than fixed-point, such
arithmetic is usually implemented with multi-cycle logic on FPGAs to reduce clock
timing and resource usage, fitting well into multi-cycle solvers. Though these solver
implementations use different numerical representation and data word sizes, the resource usage of these solvers are significantly lower than that of the single-cycle design
results (Table 4.3) for same models. The model (a) solver has near 14 times reduction
in DSP usage on VSUP FPGA, while the model (e) and model (c)(f) solvers had 27
and 14 times reduction in same resource respectively. Resource reduction would be
seen as well if the solvers were implemented using fixed-point multi-cycle designs.
Solver for model (d) was still infeasible due to computational cost and the model (b)
solver had insignificant difference in resource usage. Implementation was infeasible
for the model (e) solver on the K7 FPGA, though possible on the VUSP FPGA.
Though resource usage significantly decreases with multi-cycle implementations
of the solvers (fixed or floating point), the minimum time step greatly increases in
response from higher latency, even with small clock period T . With the multi-cycle
floating-point solvers presented, model (a) is only able to be real-time solved with
1.104µs time steps, 1.728µs for model (e), much greater than the single-cycle fixed
point solvers. Similarly, the model (b) and (c) solvers had greater time step length,
10-27 times increase, than the single-cycle fixed point equivalent solvers. Despite
the increase in time step achievable, the multi-cycle solvers can still be executed in
real-time. Solvers for models (a) and (e) can be used where the model is treated as
average model, or as a switching one where switching frequency is slow. The other
solvers can be applied as switching models with high frequency and time resolution,
though realizable frequency and resolution will be lower than the fixed-point single
cycle equivalents.
Regardless of solver implementation, the example model solvers and their results
show that the monolithic models of the power electronic systems tend to be com-
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putationally more expensive (resource or time wise) compared to their decomposed
equivalents seen in contexts such as control layers. This situation is especially seen
for the 3-leg half-bridge topology (d) which was infeasible as monolithic form while
the decomposed models were feasible in real-time. Therefore, the decomposed control
layer equivalents are recommended to be used for probabilistic real-time digital twins
that are to be embedded alongside other functions on a FPGA, such as a converter
controller, for their reduced resource usage and time steps. As newer FPGA technology arises and the use of higher-end devices such as the VUSP increases within larger
power electronic systems, these newer FPGA devices can be leveraged to use larger
stochastic models of the converter to digital twin, either as control layer equivalents
or full scale models.
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Chapter 5
Polynomial Chaos Application Specific
Processor for Digital Twin Solvers
This chapter introduces a vector softcore processor for accelerating digital twin PCE
model solvers on FPGAs, along with the processor design, instruction set, usage for
digital twin model solving, and performance of the processor.

5.1

Concept and Purpose

While the custom FPGA-based PCE solvers presented in Chapter 4 provide for optimized designs which can achieve reasonably small time steps for real-time execution
of probabilistic digital twin models, these solvers suffer from model-variable resource
usage that rapidly grows as PCE P increases which limits usability of them on smaller
FPGA devices, or for power electronic PCE models with numerous sources of randomness. Moreover, these custom PCE solvers require large amounts of time to
deploy new models on FPGAs for execution. Since these solvers are tailored for a
specific model structure, if a model needs to be changed, the solver will need to be resynthesized and re-implemented before being deployed. This process can take several
minutes to hours, depending on the model complexity and target FPGA utilized.
To provide another approach for solving probabilistic digital twin models in applications where predictable fixed resource usage, use of complex stochastic models, and
rapid deployment time are essential, a FPGA-based softcore vector processor was developed. Labeled Polynomial Chaos Application Specific Processor, or PCASP, this
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processor is designed to accelerate vectorized linear algebra for PCE representation
and state space modeling utilized for probabilistic digital twin models of power electronics presented in this document. PCE DT model solvers are definable as software
programs to be executed as instructions by the PCASP. Unlike the custom FPGA
solvers, the PCASP can be synthesized and implemented once for a FPGA target and
processor configuration. Then, to deploy a model solver, the program of the solver
can be quickly loaded onto the PCASP’s instruction memory without needing to rebuild the PCASP again. Due to the simple and fixed nature of the PCASP, resource
usage is significantly reduced and more predictable compared to the custom solvers
of complex models with high P , and more complex models can be solved in real-time
by expanding memory usage of the solver programs and using more execution time
per time step. However, since the PCASP is more general with fixed hardware and
not tailored for a specific model, execution latency and thereby minimum time step
lengths for real-time execution of a model solver program will be generally higher
than that of equivalent custom model-specific FPGA solvers for same model.

5.2

PCASP Overview

The PCASP is a heavily customizable FPGA softcore vector processor utilizing a
Reduced Instruction Set Computer (RISC) architecture inspired by the VectorBlox
MXP [23] and VENICE [24] vector processors. Designed to accelerate vectorized
linear algebra software operations for PCE math and state space modeling, this new
processor provides an instruction set supporting arithmetic between both scalar and
vector operands. Such operations include per-element add, subtract, and multiply,
along with dot products and summing elements in a vector. Also, specifically for
PCE process coefficient vectors, the PCASP provides instructions to compute statistical moments of processes, such as expected value, variance, and MAD, each within
a single low-latency instruction. While the PCASP does not provide matrix/tensor

54

instructions, such arithmetic can be performed by breaking them up into individual
vector operations. Model solvers to be executed by the PCASP are defined as programs of the supported instructions, performing operations presented in Chapters 2
and 3. These instructions of a solver program are stored into instruction memory
internal to the PCASP and loaded by external cores via standard Advanced eXtensible Interface (AXI) buses. The same AXI buses can also be used by other external
cores, such as Xilinx Microblaze scalar processor, to control execution and runtime
configuration of the PCASP.
Like the VectorBlox MXP processor, the PCASP accelerates vector operations by
performing multiple scalar operations of a vector operation in parallel. This parallelization is achieved by the PCASP containing a set number of scalar RISC data
paths, called vector lanes, which each perform a scalar operation of a vector instruction simultaneously. For large vectors, instructions can be accelerated by configuring
the PCASP to provide more vector lanes so that all elements of the vectors are processed at once. Otherwise, if a vector length is larger than number of vector lanes
selected, vectors are split by the PCASP into sub-vectors which require extra clock
latency to execute a full vector instruction completely.
The PCASP is a fixed-point processor, operating on numerical scalar data words
or vectors of such words expressed in fixed-point representation. These data words
and their bit widths can be any size between 8 to 64 bits, with number of bits before
(integral) and after (fractional) the binary point being fully customizable during
PCASP synthesis. Larger word sizes (>64) are possible but may adversely impact
timing and resource usage of the PCASP design. The data words processed by the
PCASP, such as variables and constants for a DT model, are stored into scratchpad
memory which from the PCASP reads scalar/vector operands and writes results of
instructions. This scratchpad memory is kept external to the PCASP and is shared
between the PCASP and external cores such as a general purpose CPU core. Any
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data passed between PCASP and other cores on FPGA is done through this external
scratchpad memory unit.
Unlike traditional development of processor softcores for FPGAs, the PCASP was
not developed in HDL such as VHDL or Verilog. Instead, the PCASP was developed
in C++, specifically for HLS into HDL RTL designs using tools such as Xilinx Vivado HLx tool suite. Utilizing C++ allows for rapid development of the PCASP using
more traditional embedded software design approaches, and for high flexibility and
customization of the design using data word type abstractions and type/parameter
templating. This flexibility also applies to interfacing, where block-level control I/O
and data I/O ports and their protocols can be easily defined using special HLS directives on the parameters and return elements serving as these ports in the C++ design.
Access to these ports in C++ designs can follow regular C++ conventions, leaving I/O
access protocol hardware implementation details up to the HLS tools. Moreover, the
PCASP design and execution of solver programs on it can be quickly tested in offline
C++ simulation testbenches earlier on in development before deploying the PCASP
to a FPGA target. These benefits allow for rapid testing and validation of new model
solvers, speeding up their deployment on the PCASP for real-time execution. Further
validation of a model solver is performable with C++/RTL co-simulation where the
testbench and solver program loading is implemented in C++ and the PCASP design
is HLS to RTL design, with both design and testbench co-simulated together as one
system by the HLS tools. As the RTL version is implemented for FPGA targets,
the C++/RTL co-simulation provides accurate and expected behavior of executing
PCASP solver programs on actual FPGA hardware.

5.3

Nomenclature

Common terminology and nomenclature used frequently in this chapter to describe
design parameters of the PCASP are presented here for convenience to the reader.
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Data Word Width, W word size of data words in bits.
Data Integral Width, I number of integral bits in data words (W = I + F ).
Data Fractional Width, F number of fractional bits in data words (W = I + F ).
Lane Length, L number of vector lanes in PCASP.
Bank Length, B number of banks in scratchpad memory; same as L.
Scratchpad Bank Depth, E number of scalar data words per scratchpad memory
bank in PCASP.
Scratchpad Depth, S number of scalar data words total in scratchpad memory
(S = E ∗ L).
Vector Length, P the number of data words per vector; same as P for PCE coefficient vectors of a process.
Chime time unit to execute a vector instruction on part or all of vector elements.
A vector instruction takes more cycles if more than one chime is needed to
complete said instruction, such as for P > L.
Chi number of chimes needed by PCASP to execute a vector instruction (Chi =
dP/Le).
Remaining Sub-Vector Length, K remaining number of vector data words to
process in last chime for an instruction.
Instruction Memory Depth, M maximum number of instruction words stored in
instruction memory.
Instruction Word Width, IW size of instruction words in bits.
Instruction Latency, IL latency in number of cycles needed to complete a single
instruction, IL = 7 for scalar instructions, IL = Chi + 6 for vector instructions
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Latency number of cycles needed to complete execution of a function; also minimum
number of cycles possible between consecutive calls to a function.
Initiation Interval, II number of cycles minimum between when a function can
take new input.
Iteration Interval latency needed to execute one iteration of a loop.

5.4

Design Architecture

As depicted in Fig. 5.1, the PCASP has a pipelined vector RISC architecture. This
architecture is divided up into several functional units, with each one servicing a
different function within the architecture at different stages of the pipeline. Each of
these units operate within a single clock cycle, with a latency of 0 or 1, and initiation interval of 1. The units of the PCASP consist of the following. The Instruction
Memory and Fetch (IMF) unit contains memory (Block RAM) which stores the instruction words for a solver model program and contains a program counter which
indexes the next instruction to fetch for execution each cycle. Next, the Scratchpad
(SPAD) memory unit contains memory which stores all data to be processed by the
PCASP following instructions in the IMF unit. Each cycle, the PCASP reads one or
two scalar or vector operands from the SPAD memory as well as writes one scalar or
vector result of instruction execution. The SPAD memory is divided up into individual RAM banks to provide enough memory data ports to allow multiple elements of
vectors to be read or written at same time. To align data from the SPAD memory into
appropriate vector lanes, as data in the SPAD is assumed to be unaligned and packed
tightly to save memory space, alignment units are used to multiplex the data into
selected vector lanes. The actual primary math operation execution of an instruction
is performed by the Arithmetic and Logic Units (ALU) which perform scalar math
operations between one or two scalar operands. Some instructions require summing
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up elements of vector returned from the ALUs, such as dot products and moment
(variance, MAD) computations. This summation is performed by the accumulation
unit which merely adds up all returned elements from the ALUs in a single cycle, or
passes data forward if no accumulation is needed for an instruction. Finally, there
is the Instruction Decode and Control Unit (IDCU). The IDCU decodes instructions
fetched by the IMF and controls the PCASP pipeline stages by computing read/write
addresses for the SPAD memory, selecting data alignments and ALU operations, and
enabling/disabling stages of the PCASP units based on the decoded instruction.

Figure 5.1 PCASP Architecture
The following subsections elaborate on the features of the PCASP architecture
and implementation.

5.4.1

Pipelining

Fig. 5.2 depicts the seven pipeline stages and their order of operation for the data
paths in the PCASP to execute an instruction. Each of these stages are completed
within a single clock cycle of the PCASP. In the first stage, an instruction is fetched
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Figure 5.2 PCASP Pipeline Stages
from memory by the IMF unit and its word is passed to the IDCU. Next, the IDCU
decodes the fetched instruction, and then raises control and address signals to be sent
to the individual pipeline stages to config the pipeline for the decoded instruction.
These control/address signals are passed through unit delay pipeline registers to ensure the signal arrives to respective stage at right time as data is passed through the
pipeline. In the same stage, the operands from the SPAD memory are setup using
addresses from the IDCU to be read by next stage. Following on in the third stage,
operand data from the SPAD memory is aligned to the ALUs in the vector lanes so
that first elements of the operands are passed to first ALU, and so on. Afterward in
the fourth stage, the data operations on the scalar elements of the scalar or vector
operands are executed by the ALUs, producing either a scalar or vector result. The
next stage then performs either accumulations on the scalar/vector results or passes
the data forward, depending on instruction being processed. In the sixth stage, the
results are realigned to appropriate SPAD memory banks in the vector lanes to ensure
data is written to correct address in the memory. Finally, the results of the execution
of an instruction is written into the SPAD memory. These results can be either be
read as operands at this period for another instruction’s SPAD read stage using feed
forward paths in the scratchpad, or be read at a later time. Due to the structure
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of the pipeline, each instruction has a latency of seven cycles to complete. If vector
lengths are greater than number of vector lanes in the PCASP, then extra cycles will
be added to this latency to process the long vectors.

Figure 5.3 PCASP Pipeline Flow
As the PCASP data path is pipelined, multiple instructions can be processed at
same time, as shown in chart of Fig. 5.3 for execution of four one-chime instructions,
with no data hazards in instructions operating on same data addresses in SPAD
memory (data dependency). Pipelining enables the PCASP to overlap processing of
multiple instructions through allowing different stages of each instruction to operate
at same time. So, as an example, if data of an instruction is being handled by the
ALU execute stage in the pipeline, data for another instruction can be accumulated in
accumulation stage within the same cycle. The pipeline execution approach allows for
speedups through parallelism of instructions in comparison to having the PCASP run
only one instruction at a time before fetching another one. For information on general
concept of pipelining and computer architecture, see [25]. In general, instructions are
fetched and called one after each other each clock cycle, but if an instruction requires
more than one chime to complete, fetching of next instructions will be stalled until
the present instruction is on its last chime. Chimes will be discussed later in this
text.
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Pipelining allows computational speedups from parallelizing instruction execution, but the approach expects instructions to not be dependent on results of other
instructions for maximum speedup. If an instruction requires data from another instruction, then the dependent instruction must wait for the previous one to complete
and have its result data moved out of the pipeline to the SPAD before the result
can be read. Otherwise, the instruction will read incorrect data at a premature time
from the SPAD memory, this situation a form of data hazard. From the structure
of the PCASP pipeline and the use of data pass-through forwarding in the SPAD
memory, a dependent instruction must be called five cycles minimum after the previous instruction resulting in the read data is called. The five cycle delay can be
gained from either scheduling four no-operation instructions between the dependent
instructions in the containing program to insert stalling “bubbles” in the pipeline, or
four other non-dependent instructions in between the two dependent instructions to
avoid unnecessary stalling. In general, stalling should be avoided where possible to
ensure the PCASP can perform more useful operations over time.
For cases where length P of vectors is greater than the number of vector lanes L,
leading to needing more than one chime per vector instruction (Chi > 1), then the
cycle delay between dependent instructions can be reduced due to part of results from
multi-chime instruction execution being written to SPAD memory per chime while
these instructions other chimes are being completed. In these particular multi-chime
cases, the delay will be computed through the expression as in (5.1), where the delay
will be a positive integer.
Delay = 6 − Chi; Delay ≥ 0

(5.1)

This delay only applies for read dependencies from results of instructions that do not
utilize the accumulation stage of the PCASP pipeline. Instructions reading results
from instructions that utilize the accumulation stage still requires the five cycle delay
due to these instructions not producing a valid result until the last chime.
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5.4.2

Vector Lanes

To allow for the PCASP to process entire vectors with single instructions, effectively
accelerating vector math, the data path of the PCASP through the pipeline is divided
up into L number of parallel vector lanes that operate simultaneously. Each of these
vector lanes performs scalar operations between one or two scalar data word elements
from scalar or vector operands read from the SPAD memory. So for instance, if two
vectors A and B were being added to get vector R by an instruction, with their
data word elements being ai , bi , and ri , then the first vector lane would handle
r0 = a0 + b0 , the second lane would perform r1 = a1 + b1 and so on. In a sense, each
vector lane behaves similarly as scalar data path of a pipeline within traditional RISC
architectures such as ARM and RISC-V, except for providing pipeline stages to allow
data to be aligned across vector lanes and accumulate results from multiple lanes.
Though vectors can be of any length greater than zero, the number of vector lanes
in the PCASP is always a power of two to reduce complexity overhead of decoding
SPAD memory bank addresses per lane and of data alignment units. Therefore, if
vectors have a length of P that is less than L, then some vector lanes may go unused
when executing an instruction, especially for purely scalar operands with P = 1.
Vectors where P > L can be handled by the PCASP, but extra cycles per vector
instruction are required to process all parts of the vectors.
Within each vector lane, the scalar data words are all fixed-point with fixed data
width W, with W being split between number of bits I for integral portion and bits
F for fractional portion. As fixed-point is simply integer arithmetic, math operations
for ALUs and accumulation can be easily performed with simple logic and performed
with low latency to execute within a single cycle; unlike floating point which can
require higher latency or larger clock timing period to run. Furthermore, fixed-point
can be tuned to achieve desired range and precision similar to floating-point for a
given system model variables, and math operations with it are always commutative,
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unlike floating-point. Due to these benefits, fixed-point data path was chosen for the
PCASP design and structure.
To achieve peak performance for length P , P of the vector operands should be
≤ L so that vector instructions can be completed in a single chime that needs only
seven cycles to complete. In context of the PCASP, a chime is a unit of time needed
to complete a vector instruction on part or whole of vectors operands. Another way
to interpret a chime is a time unit needed to touch upon vector operands once in
progress to finish executing a vector instruction. If P > L, then number of chimes
Chi needed shall be greater than 1 and equate to (5.2).


Chi =

P
L



(5.2)

To allow completion of vector instructions on vectors where P > L, the PCASP
via IDCU will stall fetching instructions from the IMF unit and add extra latency
to the instruction base latency of 7. This length of the stall and this extra latency
will be equal to Chi − 1. So, as an example, if vectors have P = 12 and L = 4, then
Chi = 3 and the extra instruction latency and stall cycles will both be 2. Of course,
having a larger L of vector lanes requires utilizing more FPGA resources, so for small
FPGA devices with very limited resources, using fewer vector lanes with tradeoff of
Chi > 1 overhead might be acceptable.

5.4.3

Parameterized Hardware Configuration

The PCASP was designed to be highly customizable, with many hardware features
of the processor parameterized. Through parameterization, the PCASP can be customized to fit a wide range of applications, performance and range/precision needs,
and resource usage. After the parameters are selected, the specific PCASP configuration can then be HLS into a core for a target FPGA. As the PCASP is designed in
C++, most of these parameters are defined as template parameters for the PCASP
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design. Table 5.1 lists the major parameters customizable during synthesis of the
PCASP, with brief descriptions tabulated.

Table 5.1 PCASP Hardware Configuration Parameters
Parameter

Description
defines data type for data words,
determining their bit size and integral, fractional bits
defines integral data type for
scratchpad addresses, determining address range and instruction
word size
(aliased
from
max_instruction_memory_length)
sets memory depth of instruction
memory, in terms of words
(aliased from num_channels in
design) sets number of vector
lanes (channels) in PCASP, must
be power of 2
(aliased from bank_length in
design) sets the depth E of
each scratchpad memory bank, in
words

real_type

address_type

max_instruction_memory_depth

num_lanes

bank_depth

The real_type parameter sets the data type used in C++ by the PCASP for the
data words. This type must be an integral type, such as intrinsic types including int
and long, or be a fixed point type (e.g. Xilinx ap_fixed). The fixed point types will
typically be parameterized themselves for specific word size W and number of bits
for integral and fractional parts (I, F ). Any other numerical types can be used, such
as floating-point types (float, double), but these types should only be used for offline
simulation and testing of the PCASP design and not for HLS into a RTL core, due to
less predictable synthesis results of using other types, such as for latency and timing.
Choice of the integral data type should depend on the necessary range and precision
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of data processed by the PCASP, as well as timing and resource usage considerations
as larger words require more memory, routing, and logic cells to implement.
The address_type sets the data type used to store word addresses for the scratchpad memory. The type should always be unsigned integral in all cases and the size
of the type determines the address range supported by the PCASP. By default, this
parameter is set to unsigned char C++ type, allowing for addressing of 256 words
maximum in scratchpad memory. Choice of the integral type should be the minimally
sized one that fits the full address range of the SPAD memory. Instruction words for
the PCASP are defined as data structures and the operand addresses in these structures are stored into fields of the address_type. Due to this design, the word bit size
IW of the instructions will vary with type used for the addresses.
To configure the maximum amount of memory instanced internal to the PCASP
to store program instructions, the value for max_instruction_memory_length is set.
The value of this parameter is the number of instruction words M that can be stored,
and this value must be integral and greater than 0. Based on this parameter and
the instruction word size, the actual amount of FPGA RAM blocks needed will be
instanced by the HLS tools synthesizing the PCASP core. The maximum depth of the
instruction memory should be set based on expected size of solver programs runnable
by the PCASP core, and the available amount of RAM on target FPGA.
The amount of vector lanes L in the PCASP configuration is set with the num_lanes
parameter. Based on this value, the internals of the PCASP will be expanded to include L-number of vector lane data paths and SPAD banks, along with corresponding
control signals from the IDCU. As noted before, this parameter for L must be integral, a power of two (L = 2n ) and greater than zero. The value for this parameter
should be chosen to optimize for either reduced vector instruction latency with L ≥ P
(lower number of chimes), or reduced timing/resource usage (usage and timing grows
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with L). This choice will be impacted by target FPGA characteristics and by size of
vectors in data processed by a PCASP solver program.
Finally, the bank_depth parameter sets the depth E of each SPAD memory bank
in terms of scalar data words. Values for this parameter will always be integral and
be greater than zero. The total word depth S of the instanced SPAD memory blocks
is a function of this parameter for E and L parameter num_lanes, S = E ∗ L data
words. Choice of bank_depth should be set to minimum value needed to fit maximum
amount of data words processed by the PCASP programs. Furthermore, parameters
num_lanes, bank_depth, and address_type should be set to correspond to one another
for optimal use of resources and correct operation of the PCASP.

Table 5.2 PCASP Runtime Parameters
Parameter
vector_length

Description
length of data vectors, P
(aliased from instruction_length)
number of instruction words in instruction memory
number of chimes needed for vector instructions

program_depth
num_chimes

After the PCASP has been synthesized and deployed for a particular hardware
configuration, the PCASP operation can be further customized through runtime parameters stored in configuration registers of the PCASP. These parameters are each
32 bits wide and are accessible by external cores on FPGA through AXI buses. When
the PCASP is executing a program, units of the PCASP will read these parameters
from the configuration registers to configure their operation. Table 5.2 tabulates the
runtime parameters with brief description. The vector_length parameter indicates
to the PCASP the length P of all vectors stored in the SPAD memory. To indicate
the number of instruction words are loaded into the IMF of the PCASP for execution, the parameter program_depth is set to this number. Lastly, the number of
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chimes Chi needed to execute vector instructions on the PCASP is indicated with
the num_chimes parameter value. This parameter should be set based on P and
L using (5.2). All of these runtime parameters must be set correctly for hardware
configuration, vector length of data, and program size to ensure solver programs are
executed correctly by the PCASP cores.

5.4.4

Instruction Memory and Fetch Unit

The structure of the Instruction Memory and Fetch (IMF) unit is depicted in Fig. 5.4.
This unit mostly consists of block RAM, a program counter, and an internal control
unit. The RAM consists of a collection of two-port block RAM units which entirely
store the instruction words for a solver program. One port of the RAM is read from
by the PCASP to fetch a single instruction word per cycle. The other port of the
RAM is used to write new instructions into the IMF from an external core through
AXI or regular memory interface. Both ports use a common memory interface which
include read/write address, data input/output, and read/write enable. This RAM
for program instruction words is stored internally within the structure of the PCASP
core.
Fetching of instructions from the RAM of the IMF is controlled by an internal
control unit and program counter. The program counter is a simple integer counter
which starts from zero onwards and word addresses instructions in RAM to be fetched
by PCASP in next cycle. Each cycle that instruction fetch is enabled, the counter
is incremented to index next instruction in RAM for fetching. The control unit controls when the program counter is incremented and an instruction is to be fetched,
based on inputs from the IDCU and configuration registers of the PCASP. If the
control unit has the enable fetch flag set to low by the IDCU, then the unit will stop
incrementing the program counter and will set the IMF to output a NOP instruction to stall instruction fetches. Otherwise, the control unit allows the counter to
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Figure 5.4 PCASP Instruction Memory and Fetch Unit
be incremented and instructions from the RAM to be outputted for fetching via a
multiplexer. The control unit takes another input from the configuration registers
of the PCASP, program depth, which indicates how many instructions of a program
are stored into the IMF and are to be read. If the program counter ever reaches
the threshold of the program depth, then the control unit will roll the counter back
to zero to start execution of the program for another solver time step on next clock
cycle. To indicate to the IDCU that the end of program has been reached (program
depth), the control unit of the IMF raises a end of program flag.

5.4.5

Scratchpad Memory

The structure for the scratchpad (SPAD) memory unit for L = 4 is depicted in Fig.
5.5. For all PCASP hardware configurations, the SPAD memory consists of groups of
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Figure 5.5 PCASP Scratchpad Memory
block RAM that are split up into memory banks, with one memory bank per vector
lane of the PCASP. Then, each data vector in the SPAD memory is interleaved across
the banks as a column vector, with first scalar element of a vector stored in one bank,
the next element stored in the next bank, and so forth, with elements of the vectors
wrapping back around the banks, depending on how data is aligned in the memory.
Consider in Fig. 5.5 how a vector A and its P = 6 elements a0 through a5 are
interleaved across the L = 4 banks of the SPAD memory, starting from address zero.
Block RAM of FPGAs typically provide only two read/write data ports which allow
for only two data words to be accessed simultaneously in a single clock cycle. By
banking the SPAD memory and interleaving the vectors across the banks, multiple
data ports are provided to allow L number of scalar elements of vectors to be read
and written at once in a cycle. While usually banking provides for two data ports
per bank (vector lane), the PCASP requires having three ports per bank to read two
operands and write one result each clock cycle without additional latency. To gain
the third data port, each bank of the SPAD memory has a mirror bank which stores
exact copy of the contents of the counterpart bank. Each bank provides a read data
port for operand A of an instruction while the read port for operand B is provided by
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the mirrored bank. To keep each bank and their mirror data-synchronized, all results
R of instructions are written to same address for both bank copies. Though using
mirrored banks doubles RAM usage, the extra RAM usage will often be negligible for
modern FPGAs, except for where the target FPGA is small or the SPAD memory
depth is significantly large. Furthermore, access latency to the SPAD memory stays
within 1 cycle, with II being 1 cycle as well, by using more RAM to gain the third
data port, reducing latency of instruction execution.
To reduce latency by one for when a new instruction can read result data from a
previous instruction, the block RAM of the SPAD memory is configured with data
pass-through forwarding. With this pass-through, any data being written into the
SPAD memory at particular address can also be read out from same address in same
cycle. Without the pass-through, after data is written into memory, a cycle of one
is needed before the data can be read out, based on intrinsic design of the block
RAM provided on the FPGAs. In using the pass-through, a new instruction can read
results from previous instruction in five cycles rather than in six.
All vector data to be stored in the SPAD memory is word-addressed, with data
addressed by word than by byte. Moreover, each data is addressed one-dimensionally
with address w. However, since data is interleaved across banks in SPAD memory,
the data is effectively stored in a 2D arranged memory structure. As such, an address
b is needed to select which bank a scalar word is stored, and an address e is needed to
select the depth into a bank in where a scalar word is actually stored. The IDCU of the
PCASP, after decoding an instruction and getting the 1D word addresses from them,
computes the 2D word addresses b and e from the 1D addresses w as in (5.3)(5.4) and
passes them to the SPAD memory to select addresses for operand reads and result
write.
b = w mod L

(5.3)

e = w/L

(5.4)
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As computing b and e requires integer division that is generally computationally
expensive, number of vector lanes L must always be a constant power of two so that
the divisions is computationally reduced to inexpensive bit shifts implementable as
simple routing on FPGAs.
Xilinx Vivado HLS has a limitation where one port of all block RAM units are
consumed when allowing AXI access to them in a C++ HLS design, with no reliable
nor simple method to multiplex access of the port between AXI bus and internals of
a design under HLS. To avoid this limitation in the PCASP HLS design, all block
RAM for the SPAD memory are kept external to the PCASP. Any access to this
block RAM for the SPAD memory from the PCASP is done through standard block
ram interfaces. By keeping this RAM external, any access to the SPAD block RAM
between an AXI bus and PCASP can be easily multiplexed in more traditional HDL
definitions that do not suffer this limitation.

Figure 5.6 PCASP Data Alignment Unit
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5.4.6

Data Alignment Units

As data can be inserted anywhere into the SPAD memory, allowing for efficient usage
of all available RAM in the SPAD, this data may not be properly aligned up to the
vector lanes. For instance, the starting words of two vector operands for an instruction
may not be both aligned in the SPAD banks to the first vector lane in the PCASP.
To align the data to the lanes, the alignment units, as shown in Fig. 5.6 for L = 4,
are used. The units are used in the pipeline stage after the SPAD memory read to
align operands to ALUs, and before SPAD memory result write to place result in
correct location in memory. These alignment units are effectively word multiplexers
which select one of the inputs to be fed through one of the outputs. The selection
to align data is done through the input select signal provided to the alignment units
that is controlled by the IDCU depending on instruction being executed. An select
value for an output, set to 1, will feed input 0 to the given output, for example. As
some instructions require operands with all zeros (such as for unary instructions),
the alignment units have the option to output a zero word from an an output if the
select value is set to 0. Each output has its own select signal, grouped into an signal
array taken from the IDCU. All alignment stages are entirely combinational, but are
expected to complete their operations in a single cycle.

Figure 5.7 PCASP Arithmetic and Logic Unit
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5.4.7

Arithmetic and Logic Units

To perform the actual numerical computations on data, the Arithmetic and Logic
Units (ALUs) presented in Fig. 5.7 are used in the PCASP. Each ALU takes as input
one or two scalar operands, performs a scalar operation on the operands, and outputs
an single scalar result. To support all instructions for the PCASP, the ALUs each
support the following scalar operations in order from code zero onward: addition
(add), subtraction (sub), multiplication (mul), and absolute value (abs). An ALU is
provided for each vector lane in the PCASP and all the ALUs together across vector
lanes can perform scalar or vector math operations, depending on selected instruction.
The scalar words operated on by the ALUs are fixed-point (width W, I, F ) and
the result is a scalar word of same size and type (real_type). Internally, the result for
addition/subtraction is usually of width W + 1 and for multiplication 2W to ensure
full range and precision of the result is captured. However, since the SPAD memory
only stores words of size W , the ALU will rescale the result via bit shifts to fit W
within same I and F . Any less significant bits will be truncated from the result
during the rescaling. It is up to the user of the PCASP to ensure results of math
operations for a solver do not exceed range and precision of the fixed point type of
W, I, and F .

5.4.8

Accumulation Unit

Following the ALUs in the PCASP data path is the accumulation unit depicted in
Fig. 5.8. Many instructions supported by the PCASP require accumulating scalars
of a vector together into a sum, such as for dot products and moment computations.
To perform this accumulation, the accumulation unit takes all of the results from
the ALUs and adds them into a single scalar sum within a latency of one cycle. For
instructions that use accumulation, the computed sum is passed through the unit’s
first output in the first vector lane and results in the other vector lanes are ignored
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Figure 5.8 PCASP Accumulation Unit
later in the data path. If instructions do not use accumulation, then the results from
the ALUs are merely passed through the unit and the sum is simply ignored. Choice
of using the sum or not (accumulation vs pass through) is selected by signal accum
select which is set by the IDCU of the PCASP.
In cases where a vector instruction with accumulation requires more than one
chime to execute, such as accumulating vector results for vectors where P > L, the
complete accumulation of results may take more than one cycle to complete. To
avoid latency cost of having to write summation results back to SPAD memory and
reuse them in the pipeline, the accumulation unit provides a simple register to store
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accumulation of results from past cycle and insert this result back into accumulation
into following cycle. In this way, the vector instructions with accumulation in cases
of Chi > 1 have no additional latency in comparison to other vector instructions
without accumulation. Use of this cascade accumulation register is set with accum
cascade select flag controlled by the IDCU.

5.4.9

Instruction Decode and Control Unit

All operation of the PCASP and its data path is controlled by the Instruction Decode
and Control Unit (IDCU). This unit takes an instruction word fetched from the IMF
unit, along with any external control signals and runtime parameters from configuration registers, and decides the operation that each functional unit of the PCASP
will perform. The control of the other units is handled by the IDCU through control
flags passed to the other units via pipeline registers that ensure the flags are reached
to the respective unit at appropriate cycle in the pipeline for given instruction.
Fig. 5.9 depicts a flowchart on the operation of the IDCU for each clock cycle of the
PCASP. In the IDCU, all of these operations in the flowchart are implemented using
multiplexers and simple boolean logic, expressed in C++ using switch-case, other
conditional, and boolean statements. At the start of the IDCU operation, the IDCU
decides if an instruction execution is still in progress (not finished all of its chimes).
If not, then the IDCU will decode a new instruction word fetched from the IMF. The
IDCU will then decide if the instruction is a scalar instruction or a vector instruction.
If the instruction is scalar, the IDCU will setup control of the PCASP functional units
for a scalar instruction. This setup includes setting read/write addresses and enables
for the SPAD memory, alignment selects for the operand and result alignment units,
scalar operation select for the ALUs, and enabling fetching of new instruction on next
cycle by the IMF. Computation of the read/write addresses into the SPAD memory
banks are computed using (5.3)(5.4). Any accumulation control flags will be lowered
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Figure 5.9 PCASP IDCU Operation Flowchart
to disable them for scalar instructions. Afterward, the present instruction is recorded
into a register to be last instruction processed in next cycle.
Should the new decoded instruction be instead a vector instruction, the IDCU will
take a different decision path in the flowchart. The IDCU will setup the functional

77

units of the PCASP similarly to the scalar instructions, but will also set control flags
for accumulation operations if instruction requires it. Next, the IDCU has to decide
if Chi > 1 and present chime is the last or only one for the vector instruction. If
Chi = 1 or PCASP is on last chime of a vector instruction, then the IDCU will enable
instruction fetch from IMF for next cycle and then store present instruction word as
last word for next cycle. However, if Chi > 1 and PCASP is not on last chime for a
vector instruction, then the PCASP will disable instruction fetching and set internal
registers to indicate that an instruction is now in progress and to increment count
of the present chime being processed. Afterward, present instruction is stored to be
re-decoded next cycle. On next cycle, the vector instruction will be re-decoded since
the instruction is still in progress, control is re-setup for addresses and alignment
selects to be adjusted to indicate next or remaining words of vectors being processed
in present new chime, and rest of decision flow for the IDCU is continued for a vector
instruction.
The IDCU determines if an instruction currently being executed is on last chime
by storing a zeroth chime counter within a register and incrementing each cycle. Once
this counter is equal to Chi − 1, then the IDCU knows it is on last chime for present
instruction. On the last chime of an instruction, the IDCU will determine the number
of elements remaining in the vector operands and result of current instruction being
processed, using remainder of P/L, and from the number set appropriate SPAD
memory enables and alignment unit selects accordingly to effectively disable any
vector lanes of the PCASP not used for the remaining words. Regardless of whether
on the last chime, the IDCU will increment 1D addresses of operands and result by
L for an instruction on any chime that is not the first.
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5.5

C++ HLS Implementation and FPGA Deployment

As noted previously, the PCASP design was developed using C++11 for HLS into a
FPGA RTL core, supporting Xilinx Vivado HLS 2019.2 or higher. Under C++, the
PCASP and its functional units were all implemented as function templates. Each
of these function templates take as template parameters some or all that is listed in
Table 5.1 to specify their configuration. The arguments of these templated functions
serve as the Input/Output (I/O) signals and buses for the particular functional unit
or the PCASP itself. To allow objects to persist in the specializations of the function
templates between calls, such as registered signals, these objects are declared as
static. Any true constant elements in the design are declared as either constant
static objects (const static), or as constant expression objects (constexpr). For easing
development of the design, utility types and functions were produced to provide
for regular and shift registers, multiplexers, and static (compile-time) loops in the
PCASP. The configuration registers of the PCASP was developed as a C++ structure,
with each runtime parameter register defined as a 32 bit unsigned integer variable
(unsigned int). All functions and other elements in the PCASP are designed to have a
synthesized latency no greater than one and an II of one, specified with HLS directives
provided to the HLS tools.

5.5.1

PCASP Function Top-Level Interface

Shown in Fig. 5.10 is the declaration for the PCASP function template in C++. Each
time a specialization of this template is called, the PCASP updates for a single clock
cycle, moving data through its pipeline by one stage. Since the PCASP function is
a template, it must be specialized and contained within concrete function wrapper
that serves as the embodiment of the PCASP core for deployment after HLS. This
wrapper function can be developed to either call the PCASP function specialization
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template
<
typename
typename
typename
unsigned
unsigned
unsigned

real_type ,
address_type ,
select_type ,
i n t max_instruction_memory_length ,
i n t num_channels ,
i n t bank_length

>
inline
void
PolynomialChaosVectorProcessor
(
#i f d e f PCASP_DEBUG
s t d : : ostream& debug_strm , // o u t
#endif
bool s t a r t _ r u n ,
// i n
bool& end_of_run , // o u t

const P o l y n o m i a l C h a o s V e c t o r P r o c e s s o r C o n f i g R e g i s t e r s&
c o n f i g _ r e g i s t e r s , // i n
const P o l y n o m i a l C h a o s V e c t o r P r o c e s s o r I n s t r u c t i o n <address_type>
instruction_memory [ max_instruction_memory_length ] , // i n

);

r e a l _ t y p e spad_memory_a [ num_channels ] [ bank_length ] , // i n / o u t
r e a l _ t y p e spad_memory_b [ num_channels ] [ bank_length ] // i n / o u t

Figure 5.10 PCASP C++ Top-Level Function Template Declaration
once for a single cycle, or loop calls to the PCASP to execute an entire solver program
in PCASP instruction memory.
The template function takes parameters (Table 5.1) to specify hardware configuration of the PCASP, including extra ones to specify unsigned integral type used for
alignment selection signals (select_type). Some of the template parameters merely
specify the data type used for various signals in the PCASP, which the HLS tools
will convert the signals and their operations into appropriate RTL design based on
the type. Other parameters merely indicate the size of memory to allocate using a
number of flip-flop or block RAM resources. To allow hardware of the PCASP to
be expanded for L number of vector lanes from the parameters, static unrolled loops
are implemented in the PCASP function template where each iteration of these loops
handles operation of a single vector lane. These unrolled loops are iterated L times,
L set with the num_lanes parameter that is a constant expression. By unrolling the
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loops and indicating each functional unit call is scheduled with their own unshared
resources via HLS directives, vector lanes that can operate in parallel to one another
each cycle are implementable in the PCASP C++ design. SPAD memory banks,
accumulation, and other features of the PCASP use unrolled loops in similar fashion.
The PCASP top-level has several function arguments that serves as its signal I/O
after HLS, each with their own protocol specified by HLS directives. For debugging
during offline simulation of the PCASP prior to HLS, the PCASP has a standard
output stream argument debug_strm which to the PCASP writes detailed text logs
on most signals in the PCASP for a single cycle, including instruction memory and
SPAD memory contents. The use of the debug stream argument and related logic is
enabled by defining a C++ preprocessor macro called PCASP_DEBUG, which should
be undefined when the PCASP is HLS since standard output streams (std::ostream)
are not generally supported for synthesis.
In following the debug argument, the PCASP has two signals, start_run and
end_of_run, which are used to trigger start of PCASP execution of a solver program
and indicate execution being done, respectively. These signals are used by core wrappers to control if the PCASP is called once for a cycle or to loop calls to the PCASP
for a complete program execution. The start_run flag needs only be pulsed once for
the PCASP to begin execution of a solver program; the PCASP will continue to move
through the program execution each call after until the program end is reached. After
the PCASP has completed executing the program, it will raise the end_of_run flag
for one cycle on the same cycle that last program instruction execution has completed
writing into SPAD memory. When a wrapper core loops the PCASP function, it will
pulse the start_run flag for first one cycle iteration, and afterward continue calling
the PCASP in a loop until the end_of_run flag is raised.
The next signal port for the PCASP is the config_registers. This argument embodies the runtime configuration registers for the PCASP, which the PCASP and its
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internal functional units read each time it is called. A wrapper core of the PCASP
will contain the persistent instance of this argument, either manually in a static variable or in memory (registers or BRAM) allocated on the target FPGA for an AXI
bus, specified with HLS directives.
Instruction memory for the PCASP is provided to it through an array argument
instruction_memory of M depth. The persistent instruction memory is instanced in
the wrapper core, usually as block RAM, depending on HLS directives. The internal
PCASP function will access the memory one port through a common block RAM
interface, while the other port of the instruction memory is accessible to external
cores using either block RAM interface or AXI bus.
Finally, the last arguments for the PCASP function are those for the SPAD memory, spad_memory_a and spad_memory_b. The first of these arguments is the SPAD
banks used to read operand A for instructions, while the other argument is the mirrored banks for reading operand B. Result R data from instructions are written into
both arrays at same address by the PCASP. Each of these arguments are 2D arrays of
dimension LxE, with first dimension embodying the SPAD banks, while the second
dimension embodying the scalar data words per bank. Internally, the PCASP function will partition the 2D arrays on the first dimension into L independent 1D banks
for access, using HLS directives to handle the partitioning. The memory instances for
these arguments are usually block RAM kept external to the PCASP wrapper core
and the memory is accessed via common block RAM memory interfaces.

5.5.2

Functional Unit Call Order

To implement the pipeline structure of the PCASP in C++, the functional units of
the PCASP are implemented as functions that are called in the PCASP function body
in the order presented in Fig. 5.11. The entire contents of this call order is performed
within a single clock cycle. At the beginning of the PCASP function body, the
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functions for the operand alignment units, ALU execution, accumulation, and result
alignment are called in order first. Then, the IDCU function is called to decode a
new instruction and output control signals for the other functional units. Afterward,
the SPAD memory read/write function is called, followed by the update of the IMF
function to fetch a new instruction. This function call order, with SPAD memory
and IMF functions called last, is implemented this way to ensure the the SPAD and
IMF memory are correctly inferred and accessed as block RAM with access latency
of one (intrinsic feature of FPGA block RAM units). Any object that is static, such
as the SPAD and IMF memories, that are accessed at end of a top-level function
body and then read earlier in same function body on its next call will automatically
infer the 1 cycle access latency under HLS. This behavior also applies to other static
signals, such as IDCU control signals, which will have an implicit Z −1 unit delay when
accessed in same way as the SPAD/IMF memories. Due to the call order, and having
all registered signals initialized to zero values, on the first call of the PCASP function,
only the fetch stage of the pipeline is performed, with other stages effectively doing
nothing. As the PCASP function is called again, moving data through the pipeline,
the other stages will be used.
To induce an unit delay (Z −1 ) in the signal paths between the function calls for
inferring a pipeline structure, with data moved forward between adjacent functional
units each cycle, pipeline registers are inserted in the signal paths. These pipeline
registers are created using static variables and instances of register utility types. The
static variables implement the registers through scheduling these variables’ reads
before their writes. Control signals from the IDCU to other units that need larger
number of unit delays (Z −n ), to ensure signals reach the units at correct time in the
pipeline, are induced through shift registers. The shift registers are implemented in
C++ as static fixed size arrays where elements in the array are pushed up the array
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Figure 5.11 PCASP C++ Functional Unit Call Order (data path in black, control
signals in red)
each cycle, with first element taking in a signal to be shift registered. For convenience,
the shift registers are embodied using a utility shift register data type.
By inferring registers between each pipeline stage and their respective functional
units, the stages are effectively not dependent on signals of one another within the
same cycle. As such, all of the stages can be scheduled by the C++ HLS tools to operate entirely in parallel to one another in each clock cycle, even though the functions
are called sequentially in C++. So, data of one instruction can be handled by one
stage while data for another instruction is handled by another stage simultaneously,
achieving speedups afforded by parallelism through pipelining.
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5.5.3

PCASP Wrapper Core and Usage

Fig. 5.12 depicts the block diagram for the typical structure of a PCASP core synthesized by the Vivado HLS tools from the wrapper C++ function. The block control
and status I/O of the PCASP core is accessed by external cores and controllers via
standardized AXI bus, along with the configuration registers and instruction memory block RAM. The block I/O, registers, and instruction memory are mapped into
a memory space defined by the AXI submodule in the core, where each item can be
accessed externally via a byte address passed through the core’s AXI bus port. The
AXI submodule also provides the block RAM and register resources with corresponding interfaces needed for these items. Implementation of the AXI submodule and
resource allocation are provided by Vivado HLS during the synthesis of the design to
RTL, using special AXI protocol HLS directives on the port arguments of the core
C++ function that are accessed by AXI. All I/O of the PCASP core is accessible
through AXI, sans the SPAD memory ports, which use simpler block RAM memory
interfaces (enables, addresses, data) to external RAM units.
The PCASP core is controlled by external logic using the AXI memory mapped
control flags called block I/O that are part of the Xilinx Vivado HLS standard.
These one-bit flags typically include ap_start, ap_ready, ap_idle, and ap_done. Flag
ap_idle is an output that indicates that the PCASP core is not running and ap_ready
indicates that the core is ready to take new input and run. The ap_start flag triggers
the PCASP core to start its operation, which includes executing a solver program for
a single time step. Once the core has finished running the solver program, it raises its
ap_done to allow external cores to know the PCASP is finished. All of these control
flags are provided automatically by Vivado HLS and are accessible through setting
or reading their values at byte addresses on the AXI bus.
The top-level function template specialization (as of Fig. 5.10) that is wrapped by
the PCASP core is synthesized into RTL and becomes the internals to the wrapper
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Figure 5.12 PCASP FPGA Core Design
core. These internals of the core are configured to operate in a loop, one cycle
per iteration, to execute a single solver program once. The PCASP core will start
the program execution loop using the start_run flag, raised when the wrapper core
is triggered via ap_start. Program execution loop will continue to run until the
exit condition is met. This exit condition is merely the end_of_run flag of the
internals being raised. Some cycle latency overhead is normally added on executing
the one-cycle PCASP internals each iteration due to needing to check entry and exit
conditions for each loop iteration. However, the execution loop running the internals
can be scheduled with pipelining using HLS directives, allowing the PCASP internals
to execute in a cycle per loop iteration, with the extra latency only added to end
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of the last iteration. The number of cycles needed to execute a solver program will
then be the number of cycles needed for the solver program execution itself, based
on program instructions, plus the extra loop overhead latency. Generally, this loop
overhead will add three extra cycles to executing a solver program.

Figure 5.13 Possible integration of PCASP core in a FPGA application
How a PCASP core is integrated into a FPGA design for a DT application is solely
dependent on the said application and the system utilizing the core. Fig. 5.13 shows
one possible approach as an example for integrating the PCASP core into a design
under Xilinx Vivado suite. Many other approaches to integrating the PCASP core
into a design are possible, depending on the specifications required for said design.
Under the example design, an external core, such as a Microblaze general processor
softcore or a JTAG adapter, serves as an AXI master which communicates with and
controls the PCASP core as an AXI slave. The AXI slave port of the PCASP will be
connected to the master core commonly through an AXI interconnect which routes
data between AXI-based cores. The block RAM (BRAM) for the PCASP core’s
SPAD memory is stored externally from this core and is interfaced to the PCASP
using common BRAM interfaces. To allow the master core to access the SPAD
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memory, AXI BRAM controller adapters are used which convert communication to
BRAM between AXI and BRAM memory interfaces. Since the SPAD memory as
configured only provides three data ports which are fully utilized by the PCASP
core, custom multiplexer or access selector cores can be developed in HDL which
simply multiplexes a data port interface of the SPAD memory between the PCASP
and master cores. Control of the access selector is handled by the AXI master core
using AXI General Purpose I/O (GPIO) cores which provide raw I/O to and from
AXI buses. The master core must take care to allow any data transactions on the
SPAD memory to complete before changing access between itself and the PCASP
to ensure no data is corrupted or lost. To perform real-time simulation of a digital
twin model on the PCASP core under the example design, the following procedure is
followed by the master core to setup the PCASP over AXI:
1. Load runtime parameters onto PCASP configuration registers
2. Load solver program into PCASP instruction memory
3. Select SPAD memory to be accessed by master core
4. Load initial value data into SPAD memory
5. Select SPAD memory to be accessed by PCASP core
Once the PCASP and its memories are configured, the real-time simulation can be
performed using this procedure for each time step:
1. Master triggers PCASP to execute solver program by raising ap_start flag
2. PCASP runs program on SPAD data until complete, raises ap_done flag
3. Master selects SPAD memory to be accessed by itself
4. Master reads data from SPAD and writes new data to the SPAD
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5. Master selects SPAD memory to be accessed by PCASP
6. Master stops execution or continues by going to step 1
Real-time execution is achieved by having the above procedure started at beginning
of time step period in actual time, with execution completed before start of next time
step period.

5.6

Instruction Set Architecture

The PCASP supports a custom RISC-based Instruction Set Architecture (ISA) tailored specifically for solving vectorized linear algebra necessary for PCE math for the
proposed probabilistic digital twin models. The ISA includes instructions to perform
basic arithmetic between two scalar operands, two vector operands, and between a
scalar and vector. Other instructions are included to perform dot products and vector
element summation. To accelerate computation of statistical moments specifically for
PCE coefficients vectors, unary moment instructions are included in the PCASP ISA.
The supported instructions in the PCASP ISA is tabulated in Table 5.3, with each instruction numbered by its operation code (opcode). With these instructions, all linear
algebra and moment computation for PCE described in Section 2.2 are performable.
To reduce hardware complexity of the PCASP design to increase performance and
reduce resource usage, instructions for division are not supported. Despite lack of
division support, most PCE models can be rearranged or expressed without division
operations to be solvable on the PCASP.

5.6.1

Instruction Word Formats

All instructions for the PCASP are expressed as words which indicate the operation
to perform and the addresses into the scratchpad memory for the operands and result
of the operation. These instructions come in either unary or binary formats, as ex-
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Table 5.3 PCASP Instruction Set Architecture
Instruction
Mnemonic

Result
Type

Operand
Types

Unary/
Binary

0. nop

N/A

N/A

N/A

1. sadd r, a, b

scalar

scalar

binary

2. ssub r, a, b

scalar

scalar

binary

3. smul r,a,b

scalar

scalar

binary

4. vadd R,A,B

vector|PCE

vector|PCE

binary

5. vsub R,A,B

vector|PCE

vector|PCE

binary

6. vmul R,A,B

vector

vector

binary

7. vsmul R,A,b

vector

vector|PCE,
scalar

binary

8. vdot r,A,B

scalar

vector

binary

9. vsum r,A

scalar

vector

unary

10. pexpval r,A

scalar

PCE

unary

11. pmad r,A

scalar

PCE

unary

12. pvar r,A

scalar

PCE

unary
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Description
No
OPeration
(NOP),
does
nothing
add two scalar
operands
subtract
two
scalar operands
multiply
two
scalar operands
add two vector
or PCE operands
subtract
two
vector or PCE
operands
multiply
perelement
two
vector operands
multiply a vector
or PCE operand
by a scalar
compute
dot
product
between two vector
operands
sum together elements in a single
operand
compute
expected value of
PCE operand
compute MAD
moment of PCE
operand
compute
variance moment of
PCE operand

pressed in Table 5.4. Each instruction word starts from the least significant bits with
the operation code (opcode) which uniquely enumerates the operation to perform
on the operands. Next, the opcode is followed by the word address into the SPAD
memory where the result of the operation will be stored. Following the result address are the word addresses for the operands A and B for the instruction operation.
Binary instructions will always have two operand addresses contained, while unary
instructions do not use the B operand address.

Table 5.4 PCASP Instruction Format

Binary:
Unary:

LSBs
operation
code
operation
code

result address
result address

operand A
address
operand A
address

MSBs
operand B
address
do not care
(X)

The width of the instruction words and their individual parts are completely
customizable, based on hardware parameters for the PCASP during HLS. However,
the opcode portion is typically set to be five bits to contain all supported opcodes
(13 total) and opcodes of potential future instruction extensions. Widths for the
result and operand address portions of the instruction word are always equal to one
another and set to a bit width which can contain the largest address supported by the
SPAD memory. So, if the SPAD memory is configured to store up to 512 words, then
the address portions of instruction words will be nine bits each, giving instruction
words that are 32 bits wide (32 = 5 + 9 + 9 + 9). Larger address portion widths,
and thereby wider instruction words, will be required as SPAD memory is increased
for particular configuration of the PCASP. For simplicity of transferring instruction
words from external cores to the instruction memory of the PCASP, the instruction
word width should generally be integer multiples of 8 bits such as 32, 48, or 64 bits.
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Any unused bits from aligning instruction words to 8 bit multiples can be assigned
to most significant parts of the opcode portion for the instruction words.

5.6.2

NOP instruction

The No OPeration (NOP) instruction, with opcode 0, is a special instruction which
performs no operation or effect when executed. This instruction is used to stall the
execution of a program on the PCASP by one cycle for each time it is called. Nop
instructions can be used to prevent data hazards by placing unit cycle delays in the
pipeline between instructions where a following instruction depends on the results of
a previous one. As it takes several cycles for a instruction to complete and return a
result into the SPAD memory, nop can insert stall delays to allow the new results to
be placed in the SPAD before another instruction attempts to read it, preventing a
data hazard.
Another use for the nop instructions is to align the execution of the PCASP
program to a specific time period. For instance, if it takes the PCASP only 4µs to
execute a program but the program needs to be aligned to a time step length at
5µs real-time, then nop instructions can be appended to the program so it completes
in the desired time step period instead. This use of the nop instructions of course
increases consumption of instruction memory space.
Each nop instruction always inserts one cycle delay into the pipeline of the PCASP.
Moreover, the nop instructions each have a latency of 7, just like scalar-scalar instructions.

5.6.3

Scalar-Scalar Instructions

Basic math operations between scalar operands are supported by the PCASP through
the scalar-scalar instructions. These instructions include sadd (scalar addition), ssub
(scalar subtraction), and smul (scalar multiplication), with respective opcodes 1
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through 3. Scalar-scalar instructions read two scalar operands from the SPAD memory at given addresses and write a scalar result back into the SPAD. Since these
instructions handle only scalars, they always have a Chi = 1 and an instruction latency of 7. Furthermore, only one vector lane of the PCASP is utilized to execute
these instructions, leaving other lanes completely unused. Therefore, to lower execution time of performing scalar math and fully utilize the PCASP vector lanes, it is
recommended to group multiple scalar operations into vector operations and use the
vector-vector or vector-scalar instructions instead, where possible.

5.6.4

Vector-Vector and Vector-Scalar Instructions

To support math operations between general vectors and/or PCE coefficient vectors, vector-vector and vector-scalar instructions are provided by the PCASP ISA.
These instructions include vadd (vector addition), vsub (vector subtraction), and
vmul (vector per-element multiplication), along with only vector-scalar instruction
vsmul (vector, scalar multiplication); the opcodes are respectively 4 through 7. Each
of these instructions expect the vector operands to be column-major and of the same
dimension set by runtime configuration parameter vector_length (P ). Depending on
the number of vector lanes L and vector length P , the instructions may need one or
more chimes to complete. As such, the latency IL of vector instructions will be (5.5)
IL = Chi + 6,

(5.5)

where Chi is greater than zero. If Chi > 1, then any instructions following call of
one of these vector instructions will be stalled by Chi − 1 cycles as the chimes of the
vector instruction is processed.

5.6.5

Dot Product and Element Summation Instructions

As the dot product is a common vector operation for linear algebra, especially for
matrix and tensor multiplication needed for PCE operations, the PCASP supports
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a dot product instruction called vdot (opcode 8). This instruction takes two vector
(general or PCE coefficient) operands of length P and performs a dot product between
them to get the scalar result. The first operand A is interpreted as a 1xP row
vector while the second operand B is treated as a P x1 column vector for the vdot
instructions, regardless that vectors are stored into SPAD memory as column vectors.
Another common operation is to sum up multiple scalar elements into a single
scalar result. This operation is provided by the PCASP through the instruction
vsum with opcode 9. The vsum unary instruction takes as only operand an vector
of length P containing all of the elements to be summed, performs the summation of
all of these elements together, and then returns the scalar result to given SPAD word
address.
Like the other vector instructions, the latency IL of the vdot and vsum instructions is that of (5.5). Also, these instructions will stall the execution of following
instructions if Chi > 1.

5.6.6

PCE Moment Instructions

As the proposed probabilistic PCE digital twin solvers are intended for real-time applications where statistical moments of the digital twins are needed for control and
diagnostics, the PCASP provides instructions to accelerate computations of these moments. These instructions include pexpval (PCE expected value), pmad (PCE mean
absolute deviation), and pvar (PCE variance), using opcodes 10-12. Taking a single
PCE coefficient vector operand, these instructions compute the respective scalar moment using math expressed in Section 2.2. One should note these instructions only
take PCE operands and will not compute correct moments from data in a general
vector since the instructions expect the vectors to be of PCE projection coefficients.
However, statistical moments on general non-PCE vectors can be replicated using the
other PCASP instructions.
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As the pexpval instruction merely copies the first scalar in the PCE operand
to another address, allowing this instruction to also be used as a scalar move type
instruction, this instruction always has Chi = 1 and IL = 7, and never stalls following
instructions. However, the pmad and pvar instructions each have a latency of (5.5)
due to processing vectors and will stall following instructions if Chi > 1; in same
fashion as the other vector type instructions.

5.6.7

Handling Matrix, Tensor, and PCE Multiplication

The PCASP does not have instructions for matrix or tensor algebra used for PCE
state space modeling. However, the PCASP can perform the matrix and tensor
algebra by breaking down the matrices/tensors into vector strips and performing
vector instructions on them. By using this approach, matrix-vector and matrixmatrix operations, and PCE multiplication are supportable by the PCASP.
Matrix-vector and matrix-matrix multiplication is supported by breaking up the
matrices into row or column vectors and then performing multiple dot products between vectors of the operands, using instruction vdot. So, say C and D are matrices
of dimension P xP and A is a P x1 vector. To perform the multiplication Y = CA,
one breaks up C into 1xP row vectors Ci and then performs the dot product between
each of these vectors and A to get each element yi of result vector Y , expressed as
(5.6):
y i = Ci · A

(5.6)

Similarly for matrix-matrix multiplication Z = CD, one breaks up C into 1xP row
vectors Ci and D into P x1 column vectors Dj and performs dot products between Ci
and Dj to get elements zij of result matrix Z. Multiplication between only tensors
or between matrices and tensors can be extrapolated from this approach.
Multiplication between two PCE projection coefficient column vectors A and B
to get result column vector Y requires use of a 3D normalized inner product tensor
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C as noted in Section 2.2, (2.13). This operation can be performed on the PCASP
by breaking up the tensor C into square matrices Ci and performing the following to
get the coefficients yi of Y (5.7).
y i = A T Ci B

(5.7)

The multiplication of Ci B can be broken down into operations using vdot instructions
to get a resultant column vector V and then another dot product is performed between
A and V to get yi . This process is repeated until all yi coefficients are found to get
result PCE process result Y .
When performing matrix/tensor arithmetic or PCE multiplication of the PCASP,
one should be aware that vectors are stored as column major into the SPAD memory.
Therefore, any matrix or tensor which must have row major vectors for a particular
operation must be transposed to have the vectors be stored column major. The math
operations needed for an application will determine whether a matrix or tensor needs
to be transposed or not before being stored into the SPAD memory. Any transpose
should be done to data before being loaded on the PCASP SPAD memory for processing as PCASP has no hardware functionality to perform transposing. Transposing
of data by the PCASP directly will require using existing instructions to move data
around in software fashion, which can add significant overhead to any model solver
program. All vectors computed by PCASP will always be column major.

5.7

Assembler and Built-In Macros

To ease development of solver programs of probabilistic digital twins to be solved on
the PCASP, an assembler for the PCASP was developed in C++. This assembler
was developed as a class (Assembler), under pcaspasm namespace, which provides
methods to create and initialize Program class objects which define configuration,
SPAD, and instruction data making up the program. After creation, these program
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objects can then be converted into binary formats which can be loaded onto the
PCASP either in simulation or on FPGA hardware.

5.7.1

Program Class

The Program objects the Assembler instances create merely store the data for a solver
program in a general form which can be later type casted into various C++ types
utilized by specific PCASP core definitions under HLS. Every solver program is configured for a specific hardware and runtime configuration of the PCASP, as in Tables
5.1 and 5.2. These configuration settings are stored within Program objects as integer values and enumerations so that users of the objects can determine what PCASP
configuration the defined program is targeting. Initial values for the SPAD memory
used by the solver program are stored in the Program objects as a 1-D variable-sized
array (std::vector) of C++ type double (floating point). These values can later be
casted into fixed point representation used by the PCASP core. Actual instructions of
the program are stored into the Program objects as structures stored within another
1-D variable-sized array. Structures for the instructions used by Program objects are
similar to the structures used by the PCASP C++ design for instructions, but use
32-bit unsigned integer types (unsigned int) for the opcode and addresses, instead
of templated types, to support a wide range of PCASP configurations. Accesser
methods are provided by the Program objects to read and write their internal contents for the defined program. To convert the general program data into types that
are applied by the targeted PCASP configuration, Program class provides conversion
method templates which take as arguments the configuration object and arrays for
instruction memory and SPAD of a PCASP, and writes the converted data into them.
Methods for converting the program data into strings containing mnemonic assembly
code or C++ array source definitions of the data are also provided. Any conversion
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of the data within Program objects to a binary format compatible with FPGA tools
and designs must be performed manually by the user.
In a C++ application, once an Assembler object is constructed, this object will automatically create an internal Program object that it will setup and initialize through
an user calling the Assembler’s methods. The configuration settings for the program
are set with Assembler method setProgramConfiguration(.) which merely takes a
configuration structure that the Program object accepts. Correct configuration of the
PCASP must be given as the Assembler objects will use this information, such as L
and P , to configure the program accordingly.
To initialize the SPAD memory for the solver program, Assembler class provides
the initializeData() method. This method initializes all elements in the SPAD data to
all zeros and ensures data fits within depth of SPAD S of the target PCASP. As many
operations in a solver program need a zero vector (or scalar) for unary operations and
temporary vectors for intermediate results of larger operations, the initializeData()
method also reserves space for these vectors at beginning of the SPAD memory. Each
of these reserved vectors are of size P , taken from program configuration, with zero
vector starting at address 0, temporary vector T 1 starting at address P , and other
temporary vector T 2 stored at address 2P . All other data defined by the user starts
at address 3P .
Defining user-defined data for the SPAD memory of a program is done by the Assembler through a set of overloaded appendData(.) methods. Each of these methods
take as first argument a string label for the data, and a second argument which is
either scalar or 1-D array or vector storing the actual data to be inserted into the
SPAD. Matrix and tensor data are passed as a 1-D array to these methods. The Assembler will automatically manage the address location, from address 3P onwards,
for the data when the data is appended to the SPAD, with data tightly packed together without empty spaces in between in memory. Data that is appended after
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another set of data will be stored at address immediately after ending address of
previous data words. These starting addresses for the inserted data is kept by the
Assembler internally and mapped to the string label given for the data for later data
access via label. Once the appendData(.) methods are completed, they return the
starting address for the appended data. If the inserted data will overflow the SPAD
memory, these methods will throw errors in a C++ application using the Assembler
objects to ensure SPAD memory is not incorrectly setup or data addresses are within
supported range.
To insert instructions into a solver program, the Assembler object provide instruction methods. Named exactly like the supported instruction mnemonics of the
PCASP ISA (Table 5.3), these methods take as arguments the result and operand
starting addresses for respective instruction and then inserts an instruction object
with these addresses and respective opcode into the internally stored Program object. So, for instance, a call to method vadd(12,16,20) of an Assembler will declare
a vadd instruction in the program with the given addresses. Every time an instruction method is called and another instruction is added to the defined program, the
program instruction memory depth is incremented within the program configuration
information. For chaining instruction calls one after another in a convenient syntax
in C++, each instruction method returns a reference (&) to the calling Assembler
object so another method can be called without referencing the Assembler object by
label directly.
Most solver programs for the proposed probabilistic digital twins can be defined
solely using the supported ISA of the PCASP. However, many operations are not
directly supported by the PCASP ISA, such as matrix or PCE multiplication. These
higher order operations can be decomposed into supported instructions, but for large
data sets, defining the instructions for the operations manually can be tedious, timeconsuming, and error-prone. As such, the Assembler class provides a set of methods
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Table 5.5 PCASP Assembly Macros
Macro
Mnemonic
stall c
smov r,a
vmov R,A
sswap a,b
mtranspose A

Argument Types
unsigned integer
constant
scalar, scalar
vector|PCE, vector|PCE
scalar, scalar
matrix

mtranspose R,A
madd R,A,B
msub R,A,B
mmul R,A,B
mvmul R,A,B
vmmul R,A,B
pmul R,A,B,C

matrix, matrix
matrix,
matrix,
matrix,
vector,
vector,

matrix, matrix
matrix, matrix
matrix, matrix
matrix, vector
vector, matrix

PCE, PCE, PCE, tensor

Description
stalls program by c cycles with
nop’s
copies scalar at a to r
copies vector or PCE at A to R
swaps scalars at a and b
transposes a matrix in place
transposes a matrix at A and
stores result at R
adds two matrices
subtracts two matrices
multiplies two matrices
multiples a matrix and vector
multiplies a vector and matrix
multiplies two PCE vectors using
normalized inner product tensor

for instruction macros, tabulated in Table 5.5, to conveniently define individual instructions for the more complex operations in a program. Each of the macro methods
defines the macros as either an alias to an existing instruction (smov aliasing pexpval) or a combination of individual instructions. The individual instructions for each
macro will be generated by the macro methods based on P and other PCASP configuration parameters to determine number of instructions needed and address indexing
for the instructions. Some of the macro methods will use the zero and temporary
vectors allocated in the SPAD memory for their operations, and may insert nop instructions to stall execution if any instructions in the macro depend on one another.
Details on the macros themselves are described in the following subsection.

5.7.2

Assembly Macros

The built-in macros supported by the Assembler class are listed in Table 5.5. These
macros support common linear algebra operations for model solving and PCE arith-
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metic, along with some helper macros for general programming for PCASP. Macros
may either be simple aliases to supported instructions for PCASP, or be a collection
of instructions needed for the operation. Some macros do require the zero or temporary vectors within an initialized SPAD memory space. Depending on the macro
implementations, each macro can at minimum 7 cycles of latency to complete, with
latency of some instructions dependent on length P of the data vectors. Results of
the macros are expected to be readable after five cycles like instructions. When using
macros, one should analyze the resultant solver program instructions to determine
execution latency of said program.
To stall a program execution for c amount of cycles, the stall macro can be used.
This macro merely inserts into a program c real nop instructions. Common uses
for this macro is to stall between dependent instructions or align execution time or
program size.
Data can be moved/copied around the SPAD using smov and vmov macros. These
macros simply move either scalar or vector data from one location to another. A copy
of the data is placed in address r while data at address a is left untouched. The smov
macro is simply an alias for pexpval instruction. Operation for the vmov macro is
performed using vadd between a vector to move and the zero vector. Another macro,
sswap, is used to swap scalars around using similar approach as smov and vmov, but
uses a temporary scalar T 1 to store intermediate data during the swap.
Matrix transposing can be performed using the overloaded mtranspose macro.
This macro can either transpose a matrix of dimension P xP in place (in own memory space), or store the transposed matrix at another address, using sswap and smov
macros internally. Though some linear algebra operations for a solver may require
transposing a matrix, it is recommended to do the transpose offline and loaded into
the SPAD memory before program execution on the PCASP. The mtranspose macros
require many cycles to perform the operation on the PCASP using scalar move opera-
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tions, so performance of a solver program can be hampered if used frequently or at all.
Therefore, these particular macros should be used only when absolutely necessary.
Common matrix arithmetic is supported with the madd, msub, and mmul macros.
The madd and msub macro merely add or subtract two matrices of dimension P xP ,
expanded out into vadd and vsub instructions internally. The mmul macro performs
a multiplication between two matrices of dimension P xP , performed with vdot instructions. This macro requires the first matrix at A must have its rows stored as
column vectors in memory while the other matrix at B must have its columns laid
out as column vectors. Multiplication between matrices and vectors are supported
with the mvmul and vmmul macros which support matrix-vector and vector-matrix
multiplication respectively. The former macro expects rows of matrix to be in column
vectors in memory while the latter requires the matrix to have its columns stored as
column vectors; both have no requirement for the vector operand since it will be
treated as column or row vector accordingly.
Finally, multiplication between two PCE coefficient vectors are supported using
the pmul macro. This macro takes as arguments the result address R, the addresses
for the two PCE vectors A and B, and the starting address to the precomputed
normalized inner product tensor C. The tensor C is expected to be laid out densely
in SPAD memory with each row of each matrix in the tensor stored as column vectors
in memory. This macro effectively performs the operation of (5.6) for each term of
the resulting vector. To realize this macro, a collection of vdot instructions are used,
along with T 1 and T 2 temporary vectors.

5.7.3

Assembler Usage Example

Shown in Fig. 5.14 is an example in C++11 for how to use the Assembler to assemble
an PCASP program to solve a discrete, synthetic SS model X(t+dt) = AX(t)+U (t).
At the beginning of the example, an Assembler object is constructed which internally
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constructs an empty Program object. Then, configuration settings for the target
PCASP hardware and program parameters P are assigned and stored into a Configuration object before being given to the program object in the assembler using
setProgramConfiguration(.). Afterward, the program SPAD memory data is initialized with initializeData(.) method of the assembler object. Data is then assigned into
the SPAD memory by using the assembler’s appendData methods, with the starting
addresses for each data set stored into constant objects X, U, A, which are two P x1
vectors and a P xP matrix respectively. Note that the matrix A is laid out as 1D array with matrix rows stored in order; this layout will have the rows stored as
column-major vectors within the SPAD memory. The address for the T 1 temporary
vector is stored into a constant object called T to be used in the instructions later.
pcaspasm : : Assembler a s s e m b l e r { } ;
pcaspasm : : C o n f i g u r a t i o n c o n f i g { } ;
c o n f i g . word_width = 6 4 ;
c o n f i g . word_integral_width = 3 2 ;
c o n f i g . vector_lane_length = 4;
c o n f i g . scratchpad_bank_depth = 3 2 ;
c o n f i g . max_instruction_depth = 3 2 ;
config . vector_length = 4;
config . instruction_depth = 0;
assembler . setProgramConfiguration ( config ) ;
assembler . i n i t i a l i z e D a t a ( ) ;
const
const
const
const

auto T = a s s e m b l e r . getT1Address ( ) ;
auto X = a s s e m b l e r . appendData ( "X" , { 0 , 0 , 0 , 0 } ) ;
auto U = a s s e m b l e r . appendData ( "U" , { 1 . 0 , 1 . 0 , 1 . 0 , 1 . 0 } ) ;
auto A = a s s e m b l e r . appendData ( "A" ,
{0.5 , 0.5 , 0.0 , 0.0 ,
0.0 , 0.5 , 0.0 , 0.0 ,
0.0 , 0.0 , 0.5 , 0.0 ,
0.0 , 0.0 , 0.5 , 0.5});

assembler
. mvmul (T, A,X)
. s t a l l (4)
. vadd (X, T, U) ;
const auto& program = a s s e m b l e r . getProgram ( ) ;
program . c o n v e r t A n d S t o r e C o n f i g u r a t i o n F o r T a r g e t P c a s p ( c o n f i g _ r e g i s t e r s ) ;
program . c o n v e r t A n d S t o r e I n s t r u c t i o n s F o r T a r g e t P c a s p ( instruction_memory ) ;
program . convertAndStoreDataForTargetPcasp ( spad_memory_a ) ;
program . convertAndStoreDataForTargetPcasp ( spad_memory_b ) ;

Figure 5.14 PCASP Assembler Usage Example in C++
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Once the data is initialized and assigned, the actual program instructions are
defined by using the assembler’s instruction and macro methods. In the example, The
mvmul macro performs the T = AX(t) operation. Next, the program is stalled for 4
cycles to allow time for T to be written into SPAD memory before next instructions,
using stall macro method which inserts 4 nop instructions into the program. To
complete the program, the operation X(t + dt) = T + U (t) is performed using the
vadd instruction method.
After the program has been assembled by the assembler object, it is fetched for
access using the assembler’s getProgram() method, the returned reference accessed as
a constant Program object. From here, the program object’s conversion methods are
called to convert and store its configuration, SPAD data, and instruction words into
structures and arrays, defined elsewhere, that are specialized for the target PCASP
HLS design. Though these conversion methods are templates, the template parameters for them are automatically inferred from the types and sizes of the given arguments. Once the program data has been stored, they are either used in offline
simulations for testing and validation, or manually converted to binary format to be
loaded into RAM on a FPGA containing a PCASP design.

5.8

Probabilistic Digital Twin Solver Programs for PCASP

Solver programs to solve a PCE digital twin state space model for a single time step
are fully supported by the PCASP. These programs are implementable by expressing
the solving equations of the PCE state space model of a digital twin in terms of
algebra between vectors and/or scalars. Then, this vectorized algebra of the model
solving are executed by calls to instructions for the PCASP. All variables and constant
coefficients of the model to solve by the program are simply stored as data scalars
or vectors within the PCASP’s SPAD memory, processed by the instructions making
up the vectorized algebra operations.
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Every solver program for a digital twin model is designed to solve the model
for a single time step. The PCASP will execute the program from starting instruction through the last instruction before going idle when last instruction has been
performed. Any looping of the program for another time step is performed by an external core triggering the PCASP to run the solver program again from the starting
instruction. All data that a solver program processes is stored entirely on the SPAD
memory. Any writes or reads of data to and from the SPAD by an external core
is performed before the PCASP is triggered to run the program again. To achieve
real-time execution, the PCASP is triggered to execute the program at the start of
each time step period in actual time.
To provide an example for a simple solver program under PCASP, consider a
deterministic discrete-time state space model (5.8) of a generic system with P = 4
states xi and inputs ui , where the elements of the vectors and matrices are stored
in PCASP SPAD memory and indexed with their word address to where they are
stored. Then, consider having two scratchpad vectors T1 and T2 stored at starting
addresses 40 and 44, respectively. Afterward, make the assumption that the PCASP
has L = P = 4 vector lanes, Chi = 1, and enough SPAD memory to store all of the
element data for these vectors and matrices.
X(t + dt) = AX(t) + BU (t) =
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(5.8)

u39

To evaluate (5.8) on the PCASP for a single time step, a program can be written
in generic assembly like seen in Fig. 5.15. In this code, the multiplication expression
AX(t) is computed by using the vdot instructions on row vectors of A and states
X(t). The result vector T 1 is stored at address 40 and onwards. Next, BU (t) is
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vdot
vdot
vdot
vdot
vdot
vdot
vdot
vdot
nop
nop
nop
nop

# compute T1 = AX( t )
4 0 , 0 , 32
4 1 , 4 , 32
4 2 , 8 , 32
4 3 , 1 2 , 32
# compute T2 = BU( t )
4 4 , 1 6 , 36
4 5 , 2 0 , 36
4 6 , 2 4 , 36
4 7 , 2 8 , 36
# s t a l l t o a v o i d data hazard on T1 , T2 r e a d s

# compute X( t+dt ) = T1 + T2
vadd 3 2 , 4 0 , 44

Figure 5.15 PCASP State Space Model Solver Program Example
evaluated similarly with vdot instructions and results are stored in T 2 at address 44.
Afterward, nop instructions are inserted into program to stall execution of following
instruction to ensure results of T 1 and T 2 have cleared the PCASP pipeline and
written into SPAD memory before reading them. Finally, the T 1 and T 2 vectors are
added together to get X(t + dt) which is stored in same address as X(t), 32. When
this program is executed again for another time step, the vector data at address 32
will be read as X(t). With Chi = 1 and having 13 instructions, this program example
will take 13 + 6 = 19 cycles to execute. If clock frequency Fclk of the PCASP was
200MHz (5ns), then execution time of the example program will be 95ns to solve
entire model. The execution time of the program would change based on Fclk , P , L,
and Chi of the PCASP configuration.
PCE state space model solver programs are implemented in similar fashion as
in Fig. 5.15, but the state space model is usually expanded out into individual expressions for each state xi (t + dt) and vector instructions are applied to individual
PCE coefficient vectors making up the model instead. Moreover, numerous more
instructions and SPAD memory space are needed to handle the linear algebra between projection coefficient vectors of individual PCE variables, compared to solving
deterministic state space models. Addition and subtraction between PCE coefficient
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vectors is no different from between general vectors, using the same vadd and vsub
instructions. Multiplication between PCE vectors is more involved as it requires multiple instances of vector-matrix-vector multiply operations (5.7), involving the PCE
operands A and B and a normalized inner product 3D tensor C. To highlight how a
PCE multiply operation would be handled in a solver program, first consider a PCE
inner tensor C and two PCE operands A and B, each of P = 2 and expressed in
(5.9), with individual terms indexed with their addresses to where they are stored in
SPAD memory.
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(5.9)

1

# compute T1 = C0B
vdot 1 2 , 0 , 10
vdot 1 3 , 2 , 10
# compute T2 = C1B
vdot 1 4 , 4 , 10
vdot 1 5 , 6 , 10
# s t a l l t o a v o i d data hazard
nop
nop
# compute Y = T1 = {A. T1 ; A. T2}
vdot 1 2 , 8 , 12
nop
vdot 1 3 , 8 , 14

Figure 5.16 PCASP Program Example for PCE Multiplication
The PCE multiplication between A and B using C can be computed using the
example assembly code shown in Fig. 5.16, assuming Chi = 1 for the PCASP hardware; this operation for arbitrary P is handled by the pmul macro provided by the
assembler tools discussed earlier (Section 5.7). The result PCE vector Y is stored
at address 12, aliased as scratchpad vector T 1, and another scratchpad vector T 2 is
stored at address 14. At start of the code, the multiplication between first matrix of
C, C0 and B is computed with vdot instructions and stored in T 1 vector. Then, the
next multiplication C1 B is computed in same manner and stored into T 2. Afterward,
nop instructions are inserted to allow results of T 1 and T 2 to be written into SPAD
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memory before being read. Finally, the result vector Y, in same address as T 1 in an
union fashion, is solved by performing vdot instructions between A and T 1, T 2. For
this example code, if Fclk = 200M Hz, then a single PCE multiply for P = 2 will
take 75ns to complete, though the results of the operation can be read five cycles
after the last instruction of said operation. Comparing execution time of this PCE
multiply example to the time for the entire solver program of a deterministic solver
in Fig. 5.15, the example highlights how PCE models can be more computationally
expensive than using deterministic ones.
As noted in the examples, nop instructions are often required to avoid data hazards caused by instructions attempting to read data from previous instructions prematurely. As these nop instructions do nothing, their use does reduce the throughput
of instructions executed over a period of time and therefore increase potential minimum time step length for a model solver. To increase throughput, solver program
instructions for PCASP can be rearranged where instructions not immediately dependent on results of prior ones can be moved into place of the nop instructions. In
this way, the PCASP is stalled less and more instructions are executed at a time,
allowing for reduced time step lengths for a model solver program.

5.9

Performance Analysis and FPGA Resource Usage

The minimum time step achievable for a real-time PCE digital twin model solver
program targeted for PCASP is dependent on the hardware configuration of the
PCASP, the type of instructions used to implement the solver, model complexity,
vector length, and full utilization of the PCASP’s resources by the program (saturation of the vector lane data paths). To understand how these factors impact the
minimum time step achievable, performance analysis was performed on the PCASP
to determine the computational cost of linear algebra operations influenced by these
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factors. This analysis on performance, along with on resource usage and timing of
the PCASP, is discussed in this section.

5.9.1

Performance

A common metric to analyze performance of processors and their software programs
is execution time Texe , the time required to execute given operations. Execution time
to achieve minimum time step for a PCE digital twin model is dependent on the cost
of latency needed to complete execution of the corresponding solver program. The
overall latency in clock cycles to execute an entire solver program, or single linear
math operation, on the PCASP is computed using (5.10)
Latencyprogram = Chi ivector + iscalar + 6,

(5.10)

where ivector is number of vector instructions in program or operation (vadd, vsub,
vmul, vsmul, vdot, vsum, pmad, pvar), iscalar is the number of scalar instructions
(nop, sadd, ssub, smul, pexpval) in same program/operation, and 6 is from the number of pipeline stages in the PCASP minus one. The execution time for the solver
program or linear operation will be that in (5.11), where Fclk is the frequency of the
clock driving the PCASP.
Texe =

Latencyprogram
Fclk

(5.11)

Minimum time step dt for the solver program under real-time execution will be equal
to its Texe plus any overhead time needed for initiating and exiting execution on the
PCASP.
A solver program for the PCASP can be broken down into individual linear algebra operations (lop), with each operation contributing their own amount to the
overall program execution time. To understand how these linear operations can impact execution time for any solver program, common operations for PCE and state
space modeling were chosen, tabulated in Table 5.6. For each of the linear operations,
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Table 5.6 Analyzed Algebra Operations for PCASP
Operation
scalar-scalar
(sadd, ssub, smul, pexpval)
vector-vector (vadd, vsub, vmul)
dot product (vdot)
vector element sum (vsum)
vector-matrix multiply
vector-matrix-vector multiply
square matrix-matrix addition
square matrix-matrix multiply
PCE moment (pmad, pvar)
PCE multiply

Scalar Operations

Latency

1

7

P
2P − 1
P −1
2P 2 − P
2P 2 + P − 1
P2
2P 3 − P 2
2P − 3
3
2P + P 2 − P

Chi + 6
Chi + 6
Chi + 6
ChiP + 6
Chi(P + 1) + 10
ChiP + 6
ChiP 2 + 6
Chi + 6
Chi(P 2 + P ) + 10

the latency was computed using (5.10), along with the number of scalar operations
(sop) contained within the full operation. Latency was computed from Chi and P ,
with operands expected to be scalar or have dimensions of P (vectors P x1, matrices
P xP , tensors P xP xP ). Scalar and vector operations, including PCE moment operations, require only 7 or Chi + 6 cycles of latency since they can be implemented as
calls to a single instruction. However, other operations will require higher latency
due to requiring more than one instruction to realize. The vector-matrix multiplication and square matrix-matrix addition linear operations require ChiP + 6 cycles
to complete since they require P number of vdot and vadd instructions respectively.
Multiplication between a vector, matrix, and then another vector, to acquire a scalar
result for use in PCE multiplication, requires Chi(P + 1) + 10 cycles due to needing
P + 1 vdot calls, plus 4 nop calls due to dependency between vector-matrix multiplication intermediate result and remaining vector and the final vdot operation. The
square matrix-matrix multiplication requires ChiP 2 + 6 cycles due to needing P 2
vdot instructions to execute this operation. Finally, The PCE multiplication requires
Chi(P 2 + P ) + 10 cycles as it is effectively P number of vector-matrix-vector multiply
operations, needing P 2 + P vdot calls and 4 nop calls to handle dependencies in the
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pipeline. This operation assumes using ≥ 2 temporary vectors storing intermediate
results depended upon by sub-operations and are reused throughout the operation.
The computational cost for the linear operations in Table 5.6 was measured by
number of scalar fixed-point operations per second (sop/sec) per linear math operation (lop) and by computational time Tlop needed per general linear math operation.
Using sop/sec metric shows how the PCASP can accelerate vector and PCE operations in comparison to same architecture configured as a scalar processor (L = 1)
performing same math. The Tlop metric provides a measure for how math operations
can impact the minimum time step possible for a PCE digital twin model solved in
real-time. Total Texe of a solver program as of (5.11) will be less than the sum of Tlop
of all operations within said program, plus time for nop calls to handle data dependencies between linear operations, due to pipelining of the PCASP data paths. However,
the Tlop still provides a useful metric to determine the impact the linear algebra operations can have on a solver program, especially in comparison to other operations.
Metric sop/sec is computed using expression of (5.12), while Tlop is computed using
(5.13).
sop
sop
=
Fclk
sec
latency
sec
latency
Tlop =
=
lop
Fclk

(5.12)
(5.13)

If the PCASP was configured into a scalar processor (L = 1), then the time per linear
algebra operation would be (5.14)
Tlop(L=1) =

sec
sop + 6
=
,
lop L=1
Fclk

(5.14)

which for non-scalar operations would be greater by an order than the time Tlop from
using the PCASP as a vector processor (L > 1). Since the proposed probabilistic
digital twin models using PCE require numerous non-scalar operations, using the
PCASP as a vector processor is therefore recommended to reduce execution time of
solver programs to achieve real-time execution.
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Each of the metrics sop/sec and Tlop were computed for the operations on a set
of PCASP configurations presented in Table 5.7 as P grows by a power of two from
P = 4 to P = 128, with L = P . Term Chi will increase with P and L following
relationship (5.2). The plots of the metrics sop/sec and Tlop , normalized to sop/cycles
and overall latency by setting Fclk = 1 without unit, for each linear operation are
shown in Fig. 5.17 and 5.18 respectively. The actual sop/sec for the operations can be
found by multiplying the sop/cycles values at given P by Fclk achievable by PCASP
hardware configuration with L = P as in (5.12). Likewise, actual Tlop is computed
from latency by dividing the latency by Fclk , using (5.13).
From Fig. 5.17, the PCASP can been seen to provide significant speedup of scalar
operations for vector/matrix linear operations in comparison to purely scalar operations. For scalar operations, the PCASP is only able to achieve less than one such
operation per cycle (one sop per 7 cycles), regardless of P and L due to having effectively P = L = 1. However, as the order of the linear operation increases, from
simple vector operations to matrix operations, the number of scalar operations per
cycle also greatly increases. At P = 128 for instance, vector operations can achieve 18
sop/cycle, matrix addition/subtraction can achieve 122 sop/cycle, vector-matrix operations reach near 240 sop/cycle, and matrix and PCE multiplication each reaching
254 sop/cycles. These results highlight how the PCASP, being a vector processor, is
more optimal to use for solving probabilistic PCE digital twin models and their linear
algebra over using comparable FPGA scalar processor soft cores or the PCASP in
scalar mode (L = 1) that normally only provide for scalar operations. Moreover, the
results also emphasize the importance of expressing all linear operations, if possible,
of a solvable model as vector or higher order operations to reach greatest speedups on
the PCASP. However, acceleration of matrix and PCE (and possibly tensor) multiplication operations plateaus with comparable sop/cycles to vector-matrix operations,
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(a)

(b)

Figure 5.17 Sop/cycles of Chosen Linear Operations; (a) sop/cycles of lower
order operations; (b) sop/cycles of matrix, PCE multiply
indicating that use of full matrix and PCE multiplications in solver programs for given
DT model should be reduced where possible to achieve smaller time step lengths.
In Fig. 5.18, the latency, and effectively the execution time, of each linear operation tested is shown. As seen in these results, the scalar and vector (vadd, vsub,
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(a)

(b)

Figure 5.18 Latency of Chosen Linear Operations; (a) latency of lower order
operations; (b) latency of matrix multiply and PCE multiply
vmul, vdot, and vsum) operations, including PCE moment operations, all require the
same amount of cycles of 7 where P = L, regardless of P . This equality highlights
how the PCASP can accelerate vector and PCE moment operations to have the same
latency and time as that of scalar operations. Moreover, these results support the
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need for expressing probabilistic PCE models in terms of vector or higher order linear
operations instead of using purely scalar operations. Other linear operations of higher
order, which require multiple instructions to realize, require higher latency to complete. For matrix-matrix addition, vector-matrix-vector multiply, and vector-matrix
multiply, latency scales linearly, despite their number of scalar operations being a
order of two. Then, the matrix multiply and PCE multiply operation latency scale
quadratically in spite of their number of scalar operations being an order of three.
From the results of the latency for the linear operations as P = L increases, the
PCASP acceleration is seen able to reduce scaling of latency by an order, unlike using only scalar operations. Also, the results highlight that the PCE multiply is the
most computationally expensive of all tested linear operations, an operation which
is commonly needed for PCE state space models seen in the proposed probabilistic
digital twins. Therefore, when optimizing a solver program for a given model to
achieve lower time steps, effort is needed to reduce the use of PCE multiply operations where possible while maintaining model equivalency. For instance, replacing
intermediate PCE multiplication of latency Chi(P 2 + P ) + 10 involving deterministic
scalars with simple scalar-PCE multiplication, implementable using a vector-scalar
operation (vsmul) that has latency of only Chi + 6.
When P > L, the magnitude of latency for the linear operations increases as Chi
is no longer necessarily equal to one. To determine how latency is impacted as P
increases but L is fixed, latency for the linear operations were recomputed for fixed
L = 4 and L = 32 and then plotted in Fig. 5.19 and 5.20. As can be seen from the
plots, the latency is identical to Fig. 5.18 when P = L, but latency increases from
P = L plots as P > L, scaling with higher order. Scalar linear operations maintain
their constant latency since their latency is not functional to L, P, and Chi. However,
linear non-scalar operations that had constant latency for P = L now grow linearly
when P > L, while operations with linear scaling, such as vector-matrix multiply,
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(a)

(b)

(c)

Figure 5.19 Latency of Chosen Linear Operations
(L = 4); (a) low order; (b) middle order; (c) high
order
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now grow with quadratic scaling when P > L. Similarly, the matrix-matrix and
PCE multiply operations also grow with higher order of scaling when P > L. As
such, when P > L and Chi > 1, the latency for the non-scalar linear operations
will increase closer to the order of the number of scalar operations as P grows and
L is fixed. The increase in latency scaling is due to the effect of Chi growing when
P > L, where the PCASP requires more cycles to execute vector instructions in
this scenario. From these results, reduced overall latency and time step for a solver
program of a probabilistic PCE digital twin model is achieved by using a PCASP
configuration where P ≤ L. As there is a limit to the number of vector lanes L that
a PCASP core can contain, due to what can be synthesized to fit on a target FPGA
successfully, a balance must be made based on P of a given PCE model to solve and
possible maximum L achievable so that reasonable sized time steps can be reached
in real-time execution.

5.9.2

Resource Usage and Timing

As FPGA devices have limited resources to place and route for a core, the resource
usage of the various PCASP configurations indicates how a configuration might fit
and run speed-wise on the target FPGA and other FPGAs of similar product series
(Ultrascale+). In this regard, the resource usage and timing of the PCASP hardware
configurations of Table 5.7 for a Xilinx Virtex-Ultrascale+ XCVU9P FPGA (of Xilinx
VCU118 evaluation kit) was determined and then reported in Table 5.8. The resource
usage and timing was determined by performing HLS on the configured PCASP cores
using Xilinx Vivado HLx 2019.2 suite as the FPGA development tools to generate
VHDL definition of the cores, then running out-of-context RTL synthesis and placeand-route implementation on said definitions. Reports and logs generated by the
Vivado suite after the implementation was read to acquire the resource usage and
timing. Resource usage was measured in number of Digital Signal Processing (DSP),
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(a)

(b)

(c)

Figure 5.20 Latency of Chosen Linear Operations
(L = 32); (a) low order; (b) middle order; (c) high
order
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Look Up Table (LUT), Flip-Flop (FF), and 18kb Block RAM (BRAM) units were
consumed by the PCASP on target FPGA. Timing was reported in terms of target
Tclk and actual Tclk achieved for a given PCASP configuration. The reported resource
usage and timing for the PCASP hardware configuration only consider the PCASP
itself, its AXI bus, and its internal program memory without including the external
SPAD memory, as generated from Vivado HLS and then synthesized and place-androuted as an IP core. As such, the reported BRAM usage only considers the internal
program memory and resources for the AXI bus of the PCASP cores. The 18kb
BRAM usage (which can be configured into units each of 16*1024b) for the external
SPAD memory in a given FPGA design utilizing the PCASP cores can be estimated
by (5.15)
SP AD BRAM Amount ≈ 2L



WS
,
L ∗ 16 ∗ 1024


(5.15)

which considers data word width W , SPAD word depth S, number of vector lanes
L, and the use of mirrored banks with dual data ports each in the SPAD memory.
The actual BRAM usage for the SPAD memory can differ from (5.15) based on
FPGA target and synthesis/place-and-route optimizations performed by the FPGA
development tools. Also, the SPAD memory implementation may potentially increase
reported timing in Table 5.8, depending on amount of BRAM used and relevant access
times to the SPAD memory from the PCASP and other cores in a design.
Table 5.8 shows the resource usage and timing for different PCASP configurations
in Table 5.7 for L ∈ {4, 8, 16} and data words being W = 32 bit or W = 64 bit fixed
point, with bits evenly split between integral and fractional parts. For each configuration, SPAD depth S was set to 512 words. Moreover, instruction word depth was
set to 256 words and instructions words were 32-bits wide, with 5b for opcode and
9b for each address in each instruction word. The results in Table 5.8 were reported
for smallest target clock period Tclk where each given PCASP configuration can met
timing requirements. As can be seen from these results, the resource usage for DSPs,
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Table 5.7 PCASP Hardware Configurations Under Test
Config
1.
2.
3.
4.
5.
6.

Word
Width W
32b
(16i.16f)
32b
(16i.16f)
32b
(16i.16f)
64b
(32i.32f)
64b
(32i.32f)
64b
(32i.32f)

Vector
Lanes L

Instruction Instruction Scratchpad
Width IS Depth M
Depth S
256
512
32b
(1024B)
(2048B)
256
512
32b
(1024B)
(2048B)
256
512
32b
(1024B)
(2048B)
256
512
32b
(1024B)
(4096B)
256
512
32b
(1024B)
(4096B)
256
512
32b
(1024B)
(4096B)

4
8
16
4
8
16

Table 5.8 Resource Usage and Timing for PCASP Hardware Configurations

Config

DSP

LUT

FF

BRAM
(18kb)

MAX:

6840
16
(0.234%)
32
(0.468%)
64
(0.935%)
60
(0.877%)
120
(1.754%)
240
(3.509%)

1,182,240
2720
(0.230%)
5644
(0.477%)
16076
(1.360%)
4632
(0.392%)
10151
(0.859%)
27968
(2.366%)

2,364,480
1910
(0.081%)
3222
(0.136%)
6221
(0.263%)
3094
(0.131%)
5566
(0.235%)
10708
(0.453%)

4320
8
(0.185%)
8
(0.185%)
8
(0.185%)
8
(0.185%)
8
(0.185%)
8
(0.185%)

1.
2.
3.
4.
5.
6.

Target
Tclk
(Fclk)
–
4ns
(250MHz)
4ns
(250MHz)
4ns
(250MHz)
5.625ns
(178MHz)
5.625ns
(178MHz)
6ns
(167MHz)

Actual
Tclk
(Fclk)
–
3.727ns
(268.3MHz)
3.774ns
(265.0MHz)
3.987ns
(250.8MHz)
5.610ns
(178.3MHz)
5.597ns
(178.7MHz)
5.870ns
(170.4MHz)

LUTs, and FFs scaled nearly linearly as L increased for given W as expected. Moreover, resource usage in percentage of the overall resources on target FPGA stayed
small, being below 1% up to less than 4% overall. Therefore, the tested PCASP
configurations can be deployed with minimal concern about exhausting target FPGA
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resources. BRAM usage for the internal program memory and AXI bus stayed fixed
throughout for each configuration since this memory is unchanged for the configurations. The overall BRAM usage will be greater than reported here for a FPGA design
utilizing the PCASP cores due to also implementing the external SPAD memory and
any other memory needed by other cores (such as for a Xilinx Microblaze processor
soft core). Noticed in the resource usage, the 64-bit PCASP configurations use nearly
four times more DSP units and nearly twice the LUT and FF units utilized by the
32-bit version for same L. The extra usage of LUTs and FFs is expected as the data
path for the 64-bit version is twice as wide as the 32-bit version. Usage of nearly
four times the DSP units for the 64-bit version is due to the ALUs of the PCASP
needing to perform 64b x 64b multiplication which requires nearly four times more
DSPs cascaded to implement compared to the 32b x 32b multiplication used by the
32-bit of PCASP where four DSP units are used per ALU.
For each L tested, the PCASP configurations for 32-bit words were able to meet
timing for 4ns (250MHz) clock, with potential to run faster than that for smaller L.
Similarly, the 64-bit configurations were able to run with 5.625ns (178MHz) clock,
with L = 16 needing 6ns (167MHz) to run. Due to higher resource usage with
more cascaded DSP units, the 64-bit configuration requires a slower clock to operate correctly. However, timing increased for the 64-bit version by only around 1.5
times despite gaining greatly increased numerical range and precision (double the
integral and fractional bits). From the timing of the tested PCASP configurations, if
a DT model solver program or linear operation requires a latency of 100 cycles, then
execution time will be 400ns for the 32-bit PCASP and 562.5-600ns for the 64-bit
equivalent.
Based on PCASP resource and timing, if an application for a probabilistic PCE
model requires very small time steps and significantly reduced resource consumption, where reduced range and precision is tolerated, then the 32-bit version is rec-
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ommended for its low use of resources and fast clock frequencies. However, if the
application requires higher range or precision and larger time steps are usable, then
the 64-bit version of the PCASP can be targeted instead. Of course, due to the flexibility of the PCASP configuration, timing, range, precision, and resource usage can
be balanced by changing the PCASP configuration parameters, such as changing L
and W .
Table 5.9 Tlop of Chosen Linear Operations for PCASP
Configurations, W = 32
Vector Length P = L
Clock Period Tclk
Scalar Operations
Vector, PCE Moment Operations
Vector-Matrix Mult
Vector-Matrix-Vector Mult
Square Matrix Add/Sub
Square Matrix Mult
PCE Mult

4
4ns
28ns
28ns
40ns
60ns
40ns
88ns
116ns

8
4ns
28ns
28ns
56ns
76ns
56ns
280ns
324ns

16
4ns
28ns
28ns
88ns
108ns
88ns
1.05µs
1.12µs

Table 5.10 Tlop of Chosen Linear Operations for PCASP
Configurations, W = 64
Vector Length P = L
Clock Period Tclk
Scalar Operations
Vector, PCE Moment Operations
Vector-Matrix Mult
Vector-Matrix-Vector Mult
Square Matrix Add/Sub
Square Matrix Mult
PCE Mult

4
5.625ns
39.38ns
39.38ns
56.25ns
84.38ns
56.25ns
123.8ns
163.1ns

8
5.625ns
39.38ns
39.38ns
78.75ns
106.9ns
78.75ns
393.8ns
455.6ns

16
6ns
42ns
42ns
132ns
162ns
132ns
1.57µs
1.69µs

To show how the PCASP configuration impact execution time of linear operations
for a solver program, the Tlop of each linear operation in Table 5.6 was computed for
each PCASP configuration with P = L and then plotted in Tables 5.9 and 5.10. The
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Tlop was computed through (5.13), using Fclk that corresponds with each L and W . In
these results, scalar and vector operations have the same execution time for P = L,
with lowest Tlop of 28-42ns, signifying how the PCASP accelerates vector operations
compared to scalar ones. As such, pure scalar operations should be grouped into
vector operations where possible in a solver program to reduce execution time and
time step length. Higher order operations, such as vector-matrix and matrix-matrix
operations, have times that grow with P , despite P = L, but the times grow linearly
and stay within tens of nanoseconds for given PCASP configurations. The matrix
and PCE multiplication operations take the most amount of time to complete, with
Tlop of each P being significantly higher than the highest Tlop of other operations
explored. At P = 16, these two operations need microsecond ranged times to finish.
From these results, a DT model solved by the solver programs should reduce the
amount of the matrix and PCE multiplications where possible to ensure real-time
execution can be achieved with microsecond range time steps. On another note, the
Tlop of each operation increased by factor of around 1.5 when performed on the 64-bit
version of PCASP configurations. This effect highlights the trade off of execution
time (minimum time step) and data word range and precision, where choice must be
made dependent on requirements for given DT application.

5.10

Example Real-Time Models and Performance

To demonstrate performance capabilities of the PCASP for solving PCE models of
power converters, solver programs for the test models of Fig. 4.10 and 4.11, with
PCE parameters of Table 4.1, were created using the PCASP assembler tool with
macros. These solver programs were created to replicate the same models algebrawise in the model-specific solver cores presented in Section 4.5 so as they can be
compared. The only major difference between the PCASP solver programs and the
model-specific solver cores in expressions was the programs use dense inner product
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tensors for PCE vector space while the other solvers use sparse tensors with same
numerical values, due to sparse tensor access being inefficient on PCASP architecture.
Also, the execution order of operations in the expressions may slightly differ, though
expressions will be equivalent. Each solver program reserves a zero vector and up
to five temporary vectors, each of length P , in beginning of SPAD memory for their
operations. The normalized inner product tensor for the PCE vector spaces are
stored in SPAD memory after the temporary vectors, followed by the data for inputs,
outputs, internal states, and constant coefficients. From the PCASP configurations
indicated in Table 5.7, the configurations will smallest L that allows lowest latency
for the solver programs were chosen, based on P of the models. Then, for the solver
program of each test model, the total execution latency was computed using (5.10),
based on ideal case (Chi = 1) and for the case with the chosen PCASP configuration.
With chosen PCASP configuration, the execution time Texe was computed to indicate
possible minimum time step for real-time execution, on both 32 and 64 bit PCASP
versions. The amount of SPAD memory and BRAM usage for this memory was
estimated as well for the solver programs, applying (5.15). Program instruction and
SPAD memory depths (M , S) needed for the example model solver programs may
be larger than that used in the PCASP configurations of Table 5.7, with instruction
words being wider in effect, so modifications to the tested PCASP configurations
to provide sufficient memory and address range may potentially increase timing and
resource usage. Therefore, execution time of these solver programs computed are
estimates from using Fclk in Table 5.8. Table 5.11 shows these results for the given
solver programs.
From the performance results, most of the PCASP solver programs of the tested
converter topologies are capable of small enough time steps for real-time execution.
However, compared to the model-specific solvers of same models in Section 4.5, the
time step lengths of the PCASP-based solvers were larger and increased quicker as
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Table 5.11 Performance and Memory Usage for Example Model Solver Programs
on PCASP
Model:
Vector Length (P )
PCASP Config
Vector Lanes (L)
Chimes (Chi)
Vector Instructions
(ivector )
Scalar+NOP
Instructions
(iscalar )
Ideal Latency
(Chi = 1)
Actual Latency
Actual Min.
∆t ≈ Texe (32b)
Actual Min.
∆t ≈ Texe (64b)
Min. SPAD Word
Depth (S)
Est. SPAD BRAM
(18kb) (32b)
Est. SPAD BRAM
(18kb) (64b)
Real-Time
Achievable
(≤ 100µs)

(a)
15
6.
16
1

(b)
3
4.
4
1

(c)
6
5.
8
1

(d)
78
6.
16
5

(e)
21
6.
16
2

(f)
6 each
5.
8
1

972

3

45

67821

3267

45 each

56

13

11

182

87

11 each

1034

22

62

68009

3360

62

1034

22

62

339293

6627

62

4136ns

88ns

248ns

1357µs

26.51µs

248ns

6204ns

123.8ns

348.8ns

2035µs

39.76µs

348.8ns

3588

20

259

476590

9899

259
each

32

8

16

1888

64

16 each

32

8

16

3744

96

16 each

YES

YES

YES

NO

YES

YES

model complexity increased. For instance, the solver programs of models (b)(c) had
time steps of 88-124ns and 248-348ns respectively, which is similar but larger than
that of the model-specific solvers using multi-cycle floating point design. Then, for
the larger models (a) and (e), the time step lengths were even greater, with 4.16.2µs and 26.5-39.8µs, which are significantly larger compared to both the fixed point
and floating point model-specific solver equivalents (see Table 4.3 and 4.4). Unlike
the model-specific solvers, model (d) for the monolithic 3-leg half-bridge topology
model is potentially executable with the PCASP programs, but real-time execution
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is not reasonably achievable with time steps of 1.4-2.0ms, except for cases of average
modeling with slower dynamics. Furthermore, this model requires extensive amount
of BRAM on the Virtex Ultrascale Plus for the SPAD memory, around 87% total
for 64-bit words, which will likely adversely impact timing, requiring lower Fclk and
thereby an even larger time step. Determined from these results, the solver programs
on PCASP have tighter limits on the probabilistic model complexity (number of model
expressions, number of stochastic sources) that can be used as digital twins in realtime. To achieve small enough time steps to reach real-time execution with reasonable
time resolution for switching modeling on the PCASP cores, the probabilistic digital
twin models must be decomposed, such as in perspective of control layers, to reduce
computational cost. As model complexity grows, the time step length will also grow
with higher order, requiring then for such models to be used only for average modeling
of a power converter. Once model complexity is too large, then real-time execution is
not possible. If larger complexity is required for a digital twin of a power converter,
along with small time steps, then the model-specific solvers should be considered over
the PCASP solver programs, so long as higher resource usage and deployment time
are less concerns.
Though PCASP solver program time steps lengths are larger than the modelspecific solvers, resource usage on the FPGA is more predictable for the PCASP cores
as model complexity increased. Like the multi-cycle floating point solver cores, the
PCASP used significantly less resources, especially DSP units, than the single-cycle
fixed-point solver cores for the tested models, sans the smallest model (b). Resource
usage of the PCASP, with chosen configurations, was comparable to the multi-cycle
solvers for same models, though resource usage was slightly larger, especially for
DSP units. However, the PCASP cores have resource usage scaling which is not
as coupled to the model complexity as the model-specific solvers. While one can
choose larger PCASP core configurations to achieve smaller execution latency (and
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time step length) of given digital twin model, smaller configurations can be chosen
for the same model to reduce resource consumption, at expense of higher latency.
So, for given PCASP configuration, resource usage and timing will stay the same,
regardless of model complexity, within limits of memory needed to store model data
and expressions.

5.11

Choice between PCASP and Model-Specific Solver Cores

Based on the performance and resource usage of the PCASP and model-specific solver
cores, choice of either solver to simulate a particular probabilistic DT of a power
converter should consider the following. If the DT application requires very small
time steps for switch modeling at high frequencies or time resolution, where resource
usage and deployment time are not major concerns, then the model-specific solver
approach, especially with single cycle parallelized execution, should be chosen. In
scenarios where small time steps are needed for the DT application but resource
usage is a concern, then the multi-cycle model-specific solver cores, using fixed or
floating point, are more applicable. Should a probabilistic digital twin have low
complexity with larger time step length requirements but must be updated frequently
for prototyping or model training, then the PCASP cores are suitable choices so
new solvers can be deployed rapidly. The PCASP is also more suitable in cases
where resource usage must stay fixed for wide range of model complexity that still
maintains real-time execution. In cases where the PCASP and model-specific solvers
have comparable performance and resource usage for a given DT model, such as for
less complex models, choice will be based on solver design flexibility, deployment
time, and modeler FPGA expertise. As DT model complexity and time step length
grows, the model usage will begin to be limited to average modeling of switching power
converters, no matter the solver approach; with less complex models to acquire smaller
time steps can switch modeling be applied. Reducing probabilistic model complexity
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through decomposition should be considered for either solver approach to lower time
step lengths and resource utilization, including in control layer divided embedded
environments.
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Chapter 6
Application: Control Oriented Diagnostics
with Probabilistic Digital Twins
6.1

Concept

There has been significant development in the area of modular converter systems
with many identical subsystems, such as the Modular Multilevel Converter (MMC)
for example. The large scale converter systems typically have multiple networked
controller units to provide sensing and control for various subsystems. Moreover,
continued development in power semiconductor devices are yielding converters with
greater switching frequencies. The trends of increased converter modularity as well
as faster switch operation are driving a need for controller units to be implemented
in FPGA computing devices which tend to have low latency, massive parallelism, and
high network connectivity.
The presence of distributed and networked FPGA-based controller units presents
a new opportunity to provide diagnostic verification of power converter subsystem
and system operation. In this direction, the author proposed the embedding of a
real-time simulation model, acting as digital twin of a power electronic subsystem,
into the controller unit of said subsystem, taking advantage of the computing power
of the FPGA devices within these controller units. The controller-embedded digital
twin serves as a reference for the expected behavior of the associated power electronic
subsystem over time. As a power electronic subsystem runs, the controller unit
compares it to the digital twin to determine if the subsystem is operating as desired
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and to act accordingly if deviation from the digital twin occurs. In general, the digital
twin simulation model should be solved with a time step length less than or equal to
the real-time sampling or update period of the controller unit to ensure the digital
twin is a time-synchronized reference. Based on the time scale of the controller, these
digital twin models can be fast switching models of the converter subsystem for small
time steps or slow averaged models for large time steps; for the large update periods
used in the controller of the presented case study of Section 6.4, averaged models are
used. Each of these types of DT models in probabilistic form can be solved in real-time
using the solver approaches discussed in Chapters 4 and 5. Potential applications for
this approach include detecting faults, measuring deterioration of converter behavior
over time, and sensing tampering of systems for security, among other applications
that a system designer may consider.

Figure 6.1 Application and converter control layers of a system

6.2

Digital Twin and Monitor Design in Control Layers

To understand how the proposed digital twin diagnostics approach is applied, consider
Fig. 6.1 that shows the application and power converter control layers of a power
converter system. In this setup, the application layer subsystem is controlled through
control function GA while the converter layer subsystem is controlled via GC . For
each control layer shown here, a digital twin as in Fig. 6.2 is associated; details on
implementation of these twins’ solvers are discussed in Chapter 4 and 5. In these
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digital twins, a simulated real-time probabilistic model of the subsystem for given
layer as well as a probabilistic model copy of the control function are included. At
each control layer, quantity information, such as controller feedback and digital twin
samples, is collected and transmitted to a corresponding monitoring function that
tracks status of the respective subsystem, the monitor functions depicted in Fig. 6.3.
In each monitoring function, the statistical moments of the respective digital twin
quantities are computed in a Thresholds Calculator sub-function to find deviation
thresholds. These deviation thresholds and quantities measured from the subsystem
physical twin are used by a Comparator sub-function to measure the deviation of
the physical twin to its digital counterpart to indicate status of the subsystem to
the respective layer control G. From the indicated status, the control of a layer can
take appropriate action to ensure correct and safe operation of the corresponding
subsystem. Implementation of the monitoring function are discussed in Section 6.3.

Figure 6.2 Control layer digital twin scheme
As a simple example in how the digital twins will be defined for a system under
control layers, consider the buck converter system plant of Fig. 6.4. Under control
layer scheme, this plant is modeled as two separate models to be used for digital twins,
one for the application (voltage) layer (a; PA ) and one for the converter (current) layer
(b; PC ), as depicted in Fig. 6.5. The full model of Fig. 6.4 can be considered as the
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Figure 6.3 Control layer monitor scheme

Vs

L
S

D

C

R

Figure 6.4 Buck Converter
monolithic model (PA+C ) of the system. The decision to split a plant model should be
based on how the control functions of the layers are executed and on computational
cost. If the application and converter control layer operations are executed on the
same controller unit with same sampling/update rate, a single digital twin including
the monolithic model PA+C and respective copy of the control as in fig. 6.6 is possible.
Another approach would be to develop a digital twin to contain both the application
(PA ) and converter (PC ) split models with control copies, the structure of this digital
twin is reported in Fig. 6.7. In this case, the models can be solved with either same or
different execution rate and computational cost should be reduced as the models are
partitioned. For a third approach, the digital twin can consider only one model (PA
or PC ) and one control function in its design, similar to Fig. 6.2, which is applicable

132

IL

C

L

Vs

R

(a)

Vc

(b)

Figure 6.5 Buck Converter Split Models; (a) application layer model PA , (b) converter layer model PC
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Figure 6.6 Digital twin of buck converter with its respective control and monolithic
model
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Figure 6.7 Digital twin of buck converter with its respective control and split models
if the control layers are executed on different controller computing units. Monitoring
function operation should not change for either approach.
Based on concepts presented in Chapters 2, 4, and 5, model solvers for digital
twins of a couple power electronic topologies are realized in Sections 4.5 and 5.10.
Both a monolithic model and split models are created for each converter topology to
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highlight how the models can be created and how the split models are recommended
due to their reduced real-time computational cost in resources and time.

6.3

Twin Monitoring

In this section, the design of the embeddable monitor which compares a physical twin
to its digital counterpart is described.
As described in Section 6.2, each control layer of a power electronic system can contain a monitor which compares a particular subsystem (physical twin) to its stochastic
digital twin counterpart to detect system abnormalities. The monitor consists of two
functions, the Threshold Calculator, and the Twin Comparator, as in Fig. 6.3. The
threshold calculator reads from the simulation solver of the digital twin PCE variables of quantities to compare to the physical twin, such as voltages and currents,
and computes statistical moments from these variables’ PCE coefficients βk , such as
expected value µ(Y ) and mean absolute deviation mad(Y ) as in (6.1)(6.2):
µ(Y ) = β0
mad(Y ) =

(6.1)

PX
−1

|βk |

(6.2)

k=1

From these moments, the probable max and min thresholds of the quantities from
expected value are computed in the threshold calculator, as in (6.3), which sets the
boundaries for which the physical twin quantities must not deviate outside of for
normal behavior.
T hresholds(Y ) = µ(Y ) ± mad(Y )

(6.3)

These thresholds can be computed from other moments as well, such as variance and
standard deviation, which are also computed from the βk coefficients.
The twin comparator takes as input the thresholds from each digital twin PCE
quantity and the measurement of same quantity from the physical twin and checks
if the measurement sits within the thresholds. If the measurement is outside of the
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thresholds, the physical system is determined to be in abnormal condition and a status
flag can be raised to the controller function to respond accordingly. The information
associated with this flag and how the controller responds is dependent on the control
layer and the system usage.
The monitor of a control layer is implementable as a separate execution core
which runs in parallel to the controller and digital twin simulation solver cores on the
FPGA platform. This monitor can also be split into two within a single layer, with the
threshold calculator embedded into the digital twin and the twin comparator inserted
into the controller. In either case, the monitor should be designed to operate within
or faster than sampling period of the controller to ensure it can respond quickly to
any system misbehavior before unsafe operation occurs.

6.4

Case Study

This section presents a case study demonstrating potential usage of digital twins for
diagnostics of power converters.

6.4.1

System Description

The studied system is a portion of a ship power electronics system shown in Fig. 6.8
that is adapted from work in [21]. The plant of the system is two power converter
modules (PCM) of Fig. 6.9 which provide power to a group of loads modeled as a
lumped resistance, this load shared between the two PCMs. Current provided by
these PCMs to the load are controlled by an inner predictive (deadbeat) current
controller, while the voltage across the load is controlled by an external voltage PI
controller; details of these controls are in [21].
To observe if the system is behaving as expected, a stochastic digital twin and
monitor are inserted alongside the voltage controller. The digital twin (DT) model is
a real-time averaged application layer model of the plant PCMs and load, expressed
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Figure 6.8 Studied system case

Figure 6.9 Case study dual converter system
in an equivalent form of Fig. 6.5(a) and 4.10(c). PCMs of the plant are modeled, in
perspective to the voltage controller, as a current source that represent the combined
controlled currents to the load from the PCMs, and a capacitor that models the
combined output filtering of the PCMs. The resistor of the DT reflects the resistive
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load of the PCMs. Capacitor and resistor elements of the DT are treated as stochastic
with uniform distribution, with the capacitor having 25 percent tolerance while the
load resistance has two percent tolerance. The state space model of this equivalency
for the DT is developed with similar process as the one for the buck converter example
of Subsection 3.2. Alongside the model, the DT also contains a stochastic PCE
version of the same voltage controller which controls the model. Behavior of the
plant is measured via the combined current through and voltage across the resistive
load. These quantities from the physical plant and the DT model are captured by the
monitor for comparison. Both the DT and monitor are configured to run with time
step equal to the sampling period of the voltage controller that is 1.2ms, to ensure
the DT and controller sampling of the plant quantities are synchronous and aligned
for comparative monitoring.

Real-Time Simulator

Digital
Twin
PA + GA

Current
Control
GC
In:
Iref(a,b)
Out:
Vo
% Sharing

Monitor

System
PA+C

FPGA Control Platform
Voltage
Control
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Iref(a,b)
Aurora
5Gbps
Channel

In:
Vo
% Sharing

Figure 6.10 Testbed for Case Study

6.4.2

HIL Setup

The Hardware-In-the-Loop (HIL) simulation platform used to evaluate the studied
system is shown in Fig. 6.10. An Opal-RT simulation platform was applied to execute
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a real-time simulation of the physical plant and its current controller. The plant is
simulated as transient switching model with time step of 25µs while the current controller has a sampling period of 300µs. On an external Kintex-7 FPGA evaluation kit
(KC705 with xc7k325 FPGA), the voltage controller, monitor, and stochastic digital
twin are executed, using a sampling period (time step) of 1.2ms. The voltage controller is implemented as real-time software running on a soft-core processor on the
FPGA while the monitor and digital twin are executed as synthesized hardware logic
cores with 32-bit floating point arithmetic; interfacing between these three components on FPGA are performed using Advanced eXtensible Interface (AXI) standard.
Measurement noise is added into the HIL model in order to approximate the power
electronics hardware as closely as possible from the control system perspective. It
is assumed that the measurement and conditioning circuits are designed to prevent
more than the loss of two effective bits of resolution on 12-bit analog to digital converters. Random noise is added to the measurement signals assuming that it is not
correlated with the quantization error represented as noise such that 10 effective bits
of resolution is obtained. The assumed maximum scale for the voltage and current
sense circuits is 1000V and 100A respectively.

6.4.3

Test Scenarios and Results

To demonstrate possible use of the embedded stochastic digital twin approach, the
HIL simulation platform of the system was run in real-time for 30s for several scenarios involving when the load is increased by fifty percent at the 10s mark. Voltage
reference for the converters is 400VDC, nominal current is 25A before load change,
and power sharing between converters is 50 percent. The first scenario includes running the system with uncertain components set to expected values to ensure expected
values of digital twin solutions effectively match quantities of the system. The next
scenarios involve running the system with uncertain components at max and above
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max tolerance to ensure probable thresholds of digital twin and monitoring system
correctly bound minimum/maximum possible values for system quantities. Then,
a scenario is performed where only one component of the digital twin is stochastic
while rest are deterministic to see effect of individual stochastic variables on digital
twin behavior. Afterward, a scenario for where power sharing between converters is
no longer balanced as designed is performed to highlight how the digital twin can be
used to detect such an abnormality. Finally, a scenario is performed where the current
feedback of the system is perturbed with improbable values to observe if the digital
twin and monitoring system can also detect this incorrect behavior of the system.
Results from these scenarios are presented and discussed in the following text.

Figure 6.11 Capacitor voltage (a)-(c),
load resistor current (d), and controller
current reference (e) with components at
expected values
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Physical Components at Expected Values

Fig. 6.11 present the capacitor voltage (a)-(c), load current (d), and controller current
reference (e) under normal operation with capacitor and resistor values of the system
at their expected value; plotted in the figure are the expected values computed from
the digital twin (DT), probable safe thresholds computed by the monitoring system
(TH), and value taken from the system (Phy). Fig. 6.12 shows magnified views of
the quantities in Fig. 6.11 along with the MAD of the capacitor voltage. In this
scenario, the expected values of the quantities computed from the digital twin and
monitor system nearly match up with noisy values taken from HIL simulated system
as expected, indicating that the control layer DT is modeling the system correctly in
this scenario.

Physical Components Over Expected Values within Probable Thresholds

In Fig. 6.13, (a) shows the capacitor voltage results across the load where the capacitor of the HIL-simulated system is set to maximum value within tolerance and
load has been changed, with (b) showing MAD computed from the DT and monitoring system. As seen from the plots, the value of the capacitor voltage from the
system (Phy) reaches near the probable thresholds as desired, indicating the DT and
monitor were capturing the effect of the stochastic deviation of the capacitor. These
plots also highlight how, by having the DT be stochastic and include its own voltage controller, the thresholds derived from the MAD can be computed on the fly in
real-time as they change. When the load changes at 10s, the MAD increases due to
the controller not yet able to fully control the voltage to reference of 400VDC during
transient. However, as time progresses for the controller to steer voltage to reference,
the MAD diminishes as the control makes the probable voltage less stochastic and
more deterministic, leading to thresholds to do the same as they bound the expected
value tighter in steady state.
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Figure 6.12 Capacitor voltage Vc (a),
zoom 1 of Vc (b), zoom 2 of Vc (c), zoom 3
of Vc (d), and Capacitor voltage MAD (e)
with expected values
Physical Components Over Expected Values Outside Probable Thresholds

The maximum sensitivity of the digital twin and its thresholds are presented in this
case which is possible to observe in Fig. 6.14(a)-(b) as the system capacitor voltage
exceeds the thresholds when capacitor values in system are above probable tolerances,
25 percent above expected value. The values of the capacitors in this case are a
consequence of aging or wear in a real system, which can lead to components becoming
outside the designed tolerances. With the embedded digital twin and monitor, it is
possible to detect in real time any such deviation from the model then trigger a
warning status signal to respond accordingly for avoiding further consequences. In
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Figure 6.13 Capacitor voltage with components above expected values, with quantities within probable thresholds
the case shown in Fig. 6.14(a)-(b), The warning status signal could be set at the time
in the magnified window, where the capacitor voltage deviates to outside the limits.
This deviation is seen from the warning signal 6.14(c) from the monitor indicating
deviation of the converter from the digital twin with a value of 1 (0 for probable correct
behavior). Fig. 6.14(d)-(e) presents the load resistance and voltage controller current
reference not deviating from probable thresholds, making it difficult to raise warning
for their quantities in this case. These two quantities highlight that monitoring system
must monitor multiple quantities from the system to increase possibility of detecting
abnormalities in said system.

Physical Capacitor Only Stochastic Component

Results for following case are set to consider the resistive load as a deterministic
component while capacitor parameters remain stochastic. It is observable from Fig.
6.15 that the output voltage deviates outside thresholds, when the capacitor values
of the system are set to 25 percent above their expected value. Because the capacitor
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Figure 6.14 Capacitor voltage (a)-(b),
warning signal (c), and load current (d)(e) with components above expected value
for quantities outside probable thresholds
voltage is regulated by a feedback control system the thresholds around the expected
value of the voltage are nearly zero in steady-state. This is expected since the voltage
regulator acts to remove any uncertainty due to the stochastic variable. It can only
be detected during transient events as indicated by the value of the MAD shown in
Fig. 6.15 (c). Thus, noise will generally exceed probable thresholds during steadystate conditions. To flag an out of bounds condition on the variable for this case
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requires first a threshold detect on the MAD followed by a physical value exceeding
the thresholds about the expected value.

Figure 6.15 Capacitor voltage (a)-(b),
Capacitor voltage MAD (c) and load current MAD (d), and warning signal (e);
where capacitor is stochastic and load resistor is deterministic in digital twin

Unbalanced Power Sharing

In this test case, each power converter is limited to supply 37.5A maximum to a lump
load of 10 KW, then increased to fifty percent more this power (15kw) after 10 seconds. One converter is set to saturate at 16A while the remaining current is provided
from other converter to get 37.5A total, instead of the dictated 50 percent current
split between converters (18.75A each), leading the current split to be improbable.
As presented in Fig. 6.16(e) the current reference of controller 2 is saturated to 16A,
which deviates from probable behavior if power sharing is balanced. However, con-
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troller 1 in Fig. 6.16(f) provides the rest of the current to supply the load so 6.4 KW
is maintained. The capacitor voltage shown in Fig. 6.16(a)-(b), and current depicted
in Fig. 6.16(c)-(d), remain as under normal operations but begin to deviate from the
probable thresholds during the transient at load change, due to the saturation and
response from the controllers, before noticeably leaving outside the thresholds which
for the monitor can raise an error flag.

Figure 6.16 capacitor voltage (a) , noise
in the capacitor voltage (b), load resistor current (c), noise in the load current
measurement (d), Second converter controller current reference (e), first converter
controller current reference (f) with power
sharing at 50%

Current Measurement Unexpected Perturbation

In this scenario, the current feedback measurement to the current controller for the
converters is perturbed by a false 1A measurement which should not happen in normal
operation of the converters. In Fig. 6.17, the perturbation has gradually increased
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from 0A to 1A before the 10s mark, which cause slight abnormalities in the capacitor
voltage transient during load change in comparison to the DT expected value and
monitor thresholds, leading system voltage to exceed probable thresholds during start
of load change. Though deviation outside thresholds is small and occurs in small time
window, multiple samplings to compare the system quantities to DT and monitor
values repeatedly can be performed to ensure deviation is correctly detected.

Figure 6.17 Capacitor voltage after controller current feedback perturbation (a),
with voltage going outside probable
thresholds; load current (b), control current reference 50% (c) compared with digital twin solutions
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Chapter 7
Example: Data-Driven Probabilistic Digital
Twin Model of A Power Converter
This chapter presents a rudimentary example for the potential probabilistic digital
twin models that can be solved by the proposed solvers.

7.1

Introduction

As established in Section 2.1, a digital twin (DT) is a model that reflects the behavior
of a specific physical hardware counterpart (physical twin or PT). Unlike traditional
models which are derived only from the expected design and understood physics of a
physical twin, a digital twin is typically developed from the ongoing data-driven characterization of a PT that is used to train the DT to numerically mimic the behavior
of the physical counterpart. This training process, depending on the model structure
of the DT, evolves the DT’s mathematical definition and/or its parameters to reflect
the characterized behavior of the PT. Based on the purpose and requirements placed
on the DT, the training process can be either online while the PT is under normal
operation in-system, or offline where the PT is removed from its application and
characterized in a test bed environment. Moreover, the training process can either
be done periodically or be done continuously as the PT is under operation.
For the training process of a power electronic system DT, various forms of characterization can be applied. Classically, the characterization can be divided into three
categories: Black Box, Gray Box, and White Box. Black Box characterization involves
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characterizing the model of a system where the underlying structure or physics of the
system is completely unknown, treating the system as an “opaque black box.” Under
such characterization, the characterized model is not mapped directly to the physics
or components of the system but rather corresponds to the behavior of the system,
effectively being a behavioral model. A model under black box characterization is
often derived from the system by applying signals to the chosen inputs of the system
and measuring output response of said system. The acquired inputs and response
outputs are then used to derive either general transfer function, ARMAX, or state
space models through processes such as system identification methods. Typically,
black box behavioral models of a characterized system are average, expected-valued
models of the system. The derived model can be produced either through time or
frequency domain analysis of the system under characterization, using either classical
input signals (impulse, step, and ramp) or use of frequency swept signals for input.
For power electronic system black box characterization, work has been published in
this regard where [26] present a frequency domain approach for DC/DC converters
while [27][28][29][30] presents time domain approaches for DC/DC and three-phase
DC/AC converters. Other approaches for black box characterization of a system include pure data-driven methods such as neural networks, which was presented for
photo-voltaic power electronic systems in [31].
White Box characterization of a system is where the underlying structure, physics,
and parameters of the system in question is completely known. In such cases, the
characterized model is derived from the specified design and tolerances of the system
and its components. White box models can defined in many ways in either time
domain or frequency domains (state space, ARMAX, transfer functions), and can be
highly detailed due to the existing knowledge and design of the system. Furthermore,
white box models often carry probabilistic elements as well, based on manufacturing
tolerances and expected environment of the system. However, since white box models
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are typically defined from general knowledge and design of a system rather then a
system’s specific quantities and behavior, using such characterization has limited
usage for training of a DT, beyond serving as a potential initial condition point for
the training.
Finally, with Gray Box characterization, the structure and physics of a system are
well established, allowing a mathematical model to be readily derived, but the specific
parameters and coefficients of the system are unknown. As such, this approach lies
between black and white box characterization in regard to level of detail of what is
known during characterization. Since the structure and physics of the system being
characterized is known, a wide range of models can be applied, including time domain
approaches such as state space modeling.
Characterization of a power electronic system has in the past aimed to develop
and parameterize models to consider the predictable expected or average behavior of
the system, even under uncertain conditions. Attempts to characterize the probabilistic uncertainty intervals and confidence of an individual system’s behavior itself
as well has been highly limited or avoided due to both the difficulty in doing so and
the lack of tools to apply such uncertainty models in power electronic applications
(PHM) if acquired for an individual system. With the proposed probabilistic digital
twin solvers (Chapters 4 and 5) utilizing PCE, such probabilistic models for digital
twinning of power electronics can be applied for diagnostics (Chapter 6) and PHM of
a given system. However, the approach to characterize uncertainty of an individual
power electronic system remains. To encourage development of uncertainty characterization to produce data-driven DT models of power converters, this chapter presents
a rudimentary example of developing a probabilistic DT model from actual buck converter hardware that is computable by the proposed solver approaches. This example
utilizes gray-box modeling and hardware data acquisition to produce a behavioral
probabilistic model in PCE representation. The example shown in this chapter is not
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intended to propose a new robust method to perform uncertainty characterization on
a wide range of power electronic systems – as the characterization method used is
tailored for the chosen power converter under a limited scenario – but instead highlights how the proposed solvers can support data-driven probabilistic models, along
with inspiring thoughts on how these models can be derived in the future.

(b)
(a)

Figure 7.1 PM1000 power converter hardware (a) and model of buck converter topology configuration studied (b)
Table 7.1 Buck Converter Expected Valued Characteristics
Char:
Exp.
Value:

7.2

Vs

Cin

La

Cout

Rload

Fsw

Duty

Vload

200VDC

900uF

1.0mH

900uF

26.3Ω

12.0kHz

0.80

160V

System Under Characterization

Shown in Fig. 7.1 is the power electronic hardware and its topology configuration
that is being characterized in the example to produce a probabilistic DT model. The
hardware, Fig. 7.1(a), is a PM1000 power electronic module with a single sided DC
bus and three legs A, B, and C, with two active IGBT switching modules per leg.
The hardware has been configured as an one legged DC/DC buck converter as seen
in Fig. 7.1(b), with the expected parameters set to those found in Table 7.1.
For the characterization, the converter operated with open-loop control for the
output voltage Vload to be step down to 160VDC from bus voltage Vs of 200V with
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Table 7.2 Measured Quantities from Buck Converter
Quantity
Is (In)
Vcin
Ila
Vcout
Irload (Iout)
Gate (Sup)
Gate (Slow)
Sync

Description
Input bus current entering converter
input DC filter capacitor voltage state
Output Leg filter inductor current state
Output Leg filter capacitor voltage state
load resistance current exiting converter
upper arm switch gate signal, s ∈ {1, 0}
lower arm switch gate signal, s ∈ {1, 0}
sync and sample triggering signal, s ∈ {1, 0}

a fixed duty cycle of 0.8 and switching frequency Fsw of 12kHz. Control of the
converter is provided with a custom DSP and programmable logic controller board.
The bus supply voltage Vs was provided by a Keysight N8930A 10kW DC switching mode power supply, while the load Rload is provided by passive power resistor
bank. During testing, the following quantities in Table 7.2. were measured from the
converter. All measurement data from the converter was taken using a combination
of voltage/current sensors on the PM1000 hardware, along with active differential
oscilloscope probes. Any digital signals for gate signals Sup, Slow and sample triggering (sync) is taken straight from the controller board using logic analyzer probes.
Data acquisition is performed using a Tektronix MSO58 8-channel oscilloscope, with
acquired data dumped to CSV text files for post-processing via Matlab. Characterization of the PM1000 power converter to create its probabilistic DT model is performed
while the converter was driving the passive load Rload with 160V Vload and duty of
0.8, without any external stimulus.
The DT model of this converter is derived as a SS set of equations defined in (7.1)
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(7.1)

The inductors and capacitors La , Cin , and Cout were chosen as the parameters to
characterize for the DT model from the data measured from the hardware. These
parameters were treated as the sources of uncertainty within the probabilistic DT
model, containing combined contributions of uncertainty from unknowns of the converter and its system, including: effects of environmental noise, power supply and
load behavior, nonlinearity and operating point of the converter, controller precision,
circuit elements and parasitics not considered in topology and model, and misc. unknowns. As the characterized parameters consider a collection of unknowns in the
converter, these parameters will have variance and probability distribution, along
with having expected value that may not match the independent expected values in
Table 7.1. However, as the model in (7.1) is uniquely solvable with three unknown
parameters and three equations, the model will produce same behavior as the physical
twin within probability and become a probabilistic behavioral model of the hardware
rather than a physical model. The applied uncertainty characterization method and
development of the PCE version of the SS model is described in the following sections.

7.3

Gray Box Characterization with Uncertainty

In this section, the method used in this example to create probabilistic DT model of
the buck converter hardware is presented.

7.3.1

Characterization with State Space Model

As noted in Section 2.3, a power electronic system, such as a switching converter, can
be modeled in state space (SS) as in (2.18). Such a model can be used as the basis
for describing behavior of a system that is being characterized, as well as the model
for the DT. Under gray box characterization, the structure of the SS model equations
is established from known topology and physics of the system, but the coefficients
of the model making up the elements ai,j , bi,j of A and B are considered unknown.
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For instance, in the switching SS model of a buck converter in (3.2), the parameter
coefficients L, C, and R can be considered unknown. To characterize these unknown
coefficients from a physical system in operation, quantities can be measured from the
system over time t for the states X and their derivatives Ẋ, the inputs U , and any
value for switching functions s such as switch gate signals and conduction of passive
components. Then, these quantities can be inserted into the SS model of the given
physical power electronic system and then solved for the unknown coefficients at each
sample point of time t using algebra. This approach assumes the quantities X, Ẋ, U,
and s are measurable and that the unknown coefficients are uniquely solvable at time
t, which can potentially limit its applicability for some power electronic systems.
As the above approach depends on knowing the derivatives Ẋ(t), the derivatives
must be determined from measured values of X(t). Derivatives can be numerically
computed from measurements taken at a fixed sampling period dt, with a common
and simple form to compute derivatives shown in (7.2).
ẋ(t) =

x(t + dt) − x(t − dt)
dx(t)
≈
dt
2dt

(7.2)

Care must be taken with applying numerical derivatives as the quantity x is expected
to be continuous and smooth between sampling points to ensure stable values for the
derivative. This regard can be an issue if measured quantities for x are excessively
noisy, requiring possible filtering of the measurements.
If state space model equations of a given power electronic system can be rearranged
where unknown parameter coefficients, grouped in vector term Q(t), are on left-hand
side of the model equations, with derivatives Ẋ, measured quantities, and other known
terms placed on right-hand side of said equations, we can express the state space
model as in the form (7.3) which can be readily solved analytically or numerically
through linear methods.
Q(t) = (1

Ẋ)
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R(t),

(7.3)

where R(t) is a vector whose elements are in terms of the knowns (X, U , etc.),
is per-element division operator, and

is the per-element multiplication operator.

In other words, where qi (t), ẋi (t), and ri (t) are the respective elements of vectors
Q(t), Ẋ(t), and R(t), then (7.3) can be expressed as in (7.4).
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(7.4)

While the SS model of a physical system can be derived from what is known of
it, there can still be unknowns of the topology and physics that can be missed in
the SS model. For instance, parasitic lumped elements, internal physics of switching
elements, and more can be left out in the design of the SS model. As such, the
SS model might not reflect all physics of the system for the characterization, not to
mention leaving out known details of the system for model simplicity. This situation
can lead to unknown parameter coefficients being characterized with values that do
not match the actual component parameters for the system, such as inductance for
instance. However, if the characterized parameters are unique from the established SS
model and measured quantities, then the DT model created from characterization can
still provide the same behavior as the physical counterpart; despite characterization
not considering unknown components and physics. In this case, the DT would be a
behavioral model rather than a physical one.

7.3.2

Stimulus for Characterization

Regardless of how the SS model is expressed (2.18)(7.3)(7.4), the state derivatives Ẋ
must not be zero nor infinite so as to ensure the unknown parameter coefficients being
characterized are uniquely solvable. As such, the choice of stimulus to the physical
system must be made to ensure the state derivatives are nonzero and finite. Common
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stimuluses for system characterization include impulse, step, ramp, and sinusoidal inputs which can be provided via SS model inputs U or via switching functions s. Due
to the sinusoidal content inserted into a system by impulse, step, and sinusoidal inputs, their use can induce sinusoidal behavior in the physical system states, which can
lead to zeroed state derivatives at particular times if sinusoidal waveforms cross zero
axis. Moreover, due to finite numerical precision of computers, along with chosen
sampling period, it is possible that derivatives from sinusoidal states can be computed to be asymptotically large, effectively being infinite when solving SS models
for unknowns during characterization. However, with ramp stimulus, zero-crossing
sinusoidal behavior can be avoided or reduced within states, allowing derivatives to
stay nonzero and finite. Moreover, ramping allows states quantities to be smooth
and continuous, easing challenges to compute stable derivatives numerically. For
switching power converters, this ramping stimulus can be self-induced during normal
switching operation, such as seen in inductor current and capacitor voltage switching
ripple waveforms, allowing for potential online characterization of a power electronic
system without external stimulus.

7.3.3

Quantifying Uncertainty from Characterization

The uncertainty of a physical system through its characterized unknown parameters
can be quantified as Probability Density Functions (PDF) of the parameters. The
PDF of each parameter can be computed by first collecting a set of all characterized
values for the parameter over all sampling points during characterization, effectively
creating a sampled distribution of the parameter, and then using probability distribution fitting methods to determine the distribution type and PDF of the parameters.
From the fitted PDF, an appropriate choice of orthogonal polynomials, along with
order O, for PCE representation of the parameter can be made, and then appropriate
coefficients βk can be computed to project the parameter onto the polynomial basis
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analytically or numerically. Traditionally, βk is computed using inner products as
expressed in (7.5)
βk =

hF (ξ), Ψk (ξ)i
,
hΨk (ξ), Ψk (ξ)i

(7.5)

where F (ξ) is an analytical function of given parameter distribution in terms of ξ
and has PDF of parameter. Should the PDFs of the parameters not fit or project
well onto the common orthogonal polynomial basis functions Ψk or ξ, then arbitrary
or data-driven PCE methods can be applied [32]. From the parameters in PCE form
and the chosen SS model of the physical system, the probabilistic DT model can
be derived. If a parameter coefficient during characterization is found to vary over
time, despite being unique in value for given sampling point, not to mention differs
from known expected value of coefficient prior to characterization, this variation and
the unknown causes for it can be quantified within the PDF and PCE form of the
parameter.

7.4

Buck Converter Characterization Procedure

The following procedure was applied in order to characterize a probabilistic DT model
from the given buck converter hardware. First, from the method described in Section
7.3, the model of the buck converter under characterization in (7.1) was rearranged
as in (7.3)(7.4) into (7.6) to be solved for Ci , La , and Co over time t.
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˙
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Next, as the converter hardware was under live operation, with fixed Vs , duty,
and Rload , measurement data were taken from sensors, probes, and controller on the
hardware over a fixed period of time t, using an oscilloscope for the data acquisition.
Sampling rate for the oscilloscope was set for 1.25MSamples/s and bandwidth of the
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scope was set to 3-20MHz, depending on sensor or probe, to reduce high-frequency
noise pickup in measurement data. Data was then taken from the oscilloscope and
stored into plain-text CSV files.
To characterize the DT model parameters Cin , La , and Cout from the measurements, a set of Matlab scripts and functions were created. These scripts and functions
read in the measurement data from the CSV files and then apply filtering of the data
to remove high frequency noise elements for improving signal-to-noise ratio (SNR) of
the data and to allow numerical derivatives to be applied on the data with reduced
error for the characterization. Once the data has been filtered, functions then compute the derivatives of state variables VCin , ILa , VCout , using (7.2). These deriviates
and the filtered input data are then fed into another function which evaluates (7.6)
to get the model parameters over time t, each stored as a time series. Any value
for these parameter series that was computed near zero or unstable (infinity) were
discarded. The returned parameters were then matched to probability distributions.
From the distributions, the parameters were projected onto PCE processes, using
Hermite polynomial basis in terms of independent, standard Gaussian random variables ξ = {ξ1 , ξ2 , ξ3 }, each with mean of zero and variance of one. The PCE forms
will have an order O = 2 and number of random variables N = 3, to get number of
projection coefficients P = 10 per process. Using the PCE forms of the parameters,
a PCE SS model can be derived using a discrete version of 7.1. The resultant model
serves as a probabilistic DT model of the buck converter hardware (PT), solvable in
real-time by the proposed solvers.

7.5

Characterization Results

This section presents the probabilistic DT model characterization results from the
procedure discussed in previous section.
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Figure 7.2 Captured data from PM1000 hardware for characterization with
Fsample = 1.25M Hz (unfiltered data in orange, filtered in blue); (a) Iin ; (b) Vcin ;
(c) Ila ; (d) Vcout ; (e) Iout ; (f)(g) Sup , Slow
Fig. 7.2 depicts six switching cycles of the captured one second of data measured
of Table 7.2 from the PM1000 buck converter hardware, plotted in orange. As is, the
data contains high-frequency noise picked up from the converter’s testing environment
and internals, along with oscilloscope sampling precision and internal filtering. Due
to this noise, these measurements cannot be used directly due to the computations of
state derivatives (7.2) used in the characterization method being numerically unstable
for high-frequency noise. Therefore, the high-frequency noise was filtered out before
model parameter characterization can be performed. The filtering was performed
using downsampling with 13th order IIR low-pass filter on all measurements through
decimate function in Matlab, along with applying a Gaussian moving average filter
via smoothdata function on the Vcin , Vcout , and Iout measurements to suppress noise
further. The filtered measurements are plotted in blue in Fig. 7.2.
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Table 7.3 Characterized Parameter Values
Parameter
Cin
La
Cout

Expected
900µF
1mH
900µF

Characterized Median
1182µF
0.286mH
829µF

Characterized Mean
3509µF
0.286mH
4320µF

From the filtered measurements taken from the converter hardware, the characterized model parameters were computed over time. Table 7.3 presents the mean
and median of the characterized parameters while Fig. 7.3 depicts the distribution
histograms of the characterized parameters. The Cin and Cout parameters were characterized to have a median comparable to expected values of 900µF. However, the
La parameter was characterized to have median and mean that was lower than expected, being around 286µH instead of 1mH expected. This lower value is likely from
unknown or omitted characteristics of the hardware from the characterization model
which make La appear smaller than component value to achieve similar behavior.
Seen in Fig. 7.3, the characterized parameters do have variation in their values over
time, fit-able to probabilistic distributions, that comes from the unknown and random
characteristics of the converter hardware and its test environment. Looking at the
distribution histograms of the parameters, La has a Gaussian distribution which fits
well with Hermite polynomials when projected onto a PCE with Gaussian stochastic
sources. On the other hand, the Cin and Cout do not have Gaussian distributions due
to some occurrences of the values fitting out such a distribution. As such, the median
and mean of these parameters do not match. Due to having non-Gaussian distributions, projections of Cin and Cout onto PCE processes will have worser approximation
than compared to Gaussian La with Hermite polynomials. Accurate reproduction of
the non-Gaussian distributions with Hermite polynomials would require increased O
and P with higher computational cost to use in a model that can impact real-time
execution. However, an alternate approach to keep P reduced is to approximate the
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non-Gaussian parameters as Gaussian, with the most significant probabilities of the
non-Gaussian parameters retained.

7.6

Monte Carlo Simulation with Characterized Parameters

To determine how well the characterized parameters of the converter hardware fits
measured behavior, a Monte Carlo (MC) simulation of the hardware was performed.
This simulation uses a discretized version of the model in (7.1). Values for the parameters Cin , La , and Cout to use in the simulation were sampled from the characterized
values, using 512 samples per parameter. A deterministic ideal value of VS = 200V
and Rload = 26.3Ω were used throughout the simulation. Open-loop PWM control
was utilized, using same switching frequency and duty seen in Table 7.1. After simulation, the mean and MAD of the model solution samples, such as states and inputs,
were computed, along with probabilistic thresholds computed using (6.3). A portion
of the mean and probabilistic thresholds of the solutions over time are plotted in Fig.
7.4. Examining the Monte Carlo results and comparing to measurements in Fig. 7.2,
the model with characterized parameters produces somewhat similar behavior. The
DC levels of Vcin , Ila , Vcout , and Iout MC simulation results are near values from the
measurements, with slight differences due to deviation in considered deterministic VS
and Rload from hardware, along with in the simulated controller. Regarding switching
ripple, ILa in MC simulation appears nearly identical to measured quantities, despite
La being smaller than hardware component value. Also, the probabilistic thresholds
for ILa are quite small from low variation in the characterized parameter La . Ripple
from Vcin , Vcout , and Iout are less comparable between MC simulation and measurements. However, the filtered measurements of these quantities are almost within
probabilistic thresholds seen in MC simulation, should the DC levels be aligned between simulation and measurements. MC solution for Iin differs noticeably from
measurements in terms of ripple due to the hardware using a switching mode power
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(a)

(b)

(c)

Figure 7.3 Histograms of characterized parameters probability distributions for PM1000 hardware; (a) input capacitor Cin (t); (b) leg inductor
La (t); (c) output capacitor Cout
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supply for VS with unknown series impedance to converter, while the simulation uses
an ideal VS with ideal series resistance. Though the results of the simulated model
using the characterized parameters does not perfectly match the measurements, with
room for improvement, the model does produce comparable behavior to hardware
with acceptable accuracy.

Figure 7.4 Monte Carlo Simulation Results of PM1000 Using Characterized Parameters (blue are means; red, yellow are thresholds); (a) Iin ; (b) Vcin ; (c) Ila ; (d) Vcout ;
(e) Iout ; (f)(g) Sup , Slow
Table 7.4 Characterized Parameter PCE Projection Coefficients
Parameter
Cin (F)
La (H)
Cout (F)

7.7

β0
921.0e-6
286.0e-6
479.7e-6

β1
130.0e-6
0
0

β2
0
3.090e-6;
0

β3
0
0
90.0e-6

β4
0
0
0

β5
0
0
0

β6
0
0
0

β7
0
0
0

β8
0
0
0

β9
0
0
0

Characterized PCE Model for Digital Twinning

The characterized parameters Cin , La , and Cout of the converter hardware were projected onto Hermite PCE processes representing them for use in a digital twin model
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of the converter, using P = 10 and standard Gaussian random sources ξ. Table
7.4 tabulates the projection coefficients for the PCE forms of the characterized parameters. Each ξi of ξ was associated with approximate Gaussian randomness of the
parameters, with ξ1 associated with Cin , ξ2 associated with La , and ξ3 associated with
Cout . The Hermite polynomials for P = 10 start with Ψ0 = 1, Ψ1 = ξ1 , Ψ2 = ξ2 , and
Ψ3 = ξ3 , with remaining polynomials being combinations of ξ sources; see (2.4) for
Hermite Polynomials of P = 6 for example. As distribution of La is closely Gaussian,
β0 for Ψ0 = 1 is assigned to parameter mean (expected value) while β2 for Ψ2 = ξ2 is
assigned to standard deviation σ = 3.09e-6 of the parameter for well fitted projection;
other βk = 0. From these projection coefficients, La has PCE form of (7.7).
La (ξ) = 286e-6 + 3.09e-6ξ2

(7.7)

The parameters Cin and Cout are non-Gaussian in distribution, so they do not
fit well directly for Gaussian ξ or Hermite Polynomials. Should these parameters be
projected onto Hermite polynomials, computing βk with (7.5), then a high number of
polynomials P are required to achieve sufficient reproduction of their non-Gaussian
distributions. Established in Chapters 4 and 5, computational cost (time, resource
usage) significantly grows with P , preventing feasible real-time execution. Therefore,
to keep P = 10 for reduced computational cost while partially maintaining probability characteristics, Cin and Cout can be approximated as Gaussian distributions.
As Gaussian approximations, Cin and Cout can better fit Hermite polynomials. Some
accuracy is lost from this approximation, but so long as the area of approximation’s
PDF contains significant area of the non-Gaussian PDF, then accuracy can be acceptable, especially for real-time execution. Following this direction the Gaussian
approximations of Cin and Cout had their means computed to be the estimated average of the most frequent values in the non-Gaussian distributions, found to be
921.0µF and 479.7µF respectively. Then, standard deviation of Cin and Cout for the
Gaussian approximations were chosen to contain significant area of the non-Gaussian
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distribution, will trailing edges of respective PDF not exceeding smallest values of
the parameters. For this setup, σ was chosen to be 130e-6 for Cin and 90e-6 for Cout .
With these means and standard deviation approximations, the capacitance parameters will have PCE forms expanded out into (7.8)(7.9) and probability distribution
histograms of Fig. 7.5.
Cin (ξ) = 921e-6 + 130e-6ξ1

(7.8)

Cout (ξ) = 479.7e-6 + 90e-6ξ3

(7.9)

As can be seen from these histograms, in comparison to Fig. 7.3, trailing edges of
the less probable values are effectively trimmed off with the Gaussian approximation,
which can lead to smaller variance than actual.
With these PCE coefficients of the parameters, a probabilistic DT model can
be constructed, using a discretized version of the state space model for the buck
converter hardware (7.1). Either the model-specific solvers of Chapter (4) or solver
programs for the PCASP of Chapter 5 can be used to solve the DT model in realtime. The model-specific solvers of the PM1000 digital twin model will have similar
resource usage and time step capabilities of solvers for the monolithic Half-Bridge 1leg topology (a) seen in Fig. 4.10. A solver program of the PM1000 using the PCASP
will likewise be similar to the PCASP program used for the monolithic Half-Bridge
1-leg topology (a) as well, using the L = 16 PCASP configuration with same amount
of estimated BRAM for SPAD. However, since the PM1000 DT model has P = 10
instead of P = 15 from lower N , execution time will be less, allowing for time step
lengths near 2.4µs that are reasonable for real-time execution.

7.8

PCE Simulation With Characterized Parameters

To confirm that the PCE forms of the characterized parameters provide comparable
behavior to the measured converter results and MC simulation, a simulation was
performed using these PCE forms. Under this simulation, the same model was used
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(a)

(b)

Figure 7.5 Histograms of Gaussian Approximations for
Non-Gaussian Cin and Cout ; (a) input capacitor Cin (t); (b)
output capacitor Cout
as that in the MC simulation, but parameters are expressed with PCEs rather than
sample vectors. Simulation was performed through a model-specific solver in C++
using the EPIC library discussed in Chapter 4, using code generated PCE data types.
Fig. 7.6 plots the expected values (means) and probability thresholds over time for
simulation solutions, within same time frame as the MC simulation.
As can be seen from the results of Fig. 7.6, in comparison to the MC simulation
results of 7.4, the PCE results are very similar to MC equivalents. The DC levels
and ripple peak-to-peak of the PCE results are slightly higher than MC results, likely
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Figure 7.6 PCE Results of PM1000 Using Characterized Parameters (blue are
means; red, yellow are thresholds); (a) Iin ; (b) Vcin ; (c) Ila ; (d) Vcout ; (e) Iout ; (f)(g)
Sup , Slow
due to approximation of probabilistic reproduction from using finite P = 10 with
O = 2, and from the Gaussian approximation of the non-Gaussian Cin and Cout . A
noticeable difference is the probabilistic thresholds of Vcin and Vcout are noticeably
smaller than that of the MC results, especially for Vcin . These smaller thresholds are
likely due to the Gaussian approximation of Cin and Cout which effectively reduce
the variance of the parameters and trim off probability of larger or smaller valued
parameters.

7.9

Summary and Limitations

In this chapter, a rudimentary example of a data-derived probabilistic DT model for
power converter hardware was presented. The example shows a possible mathematical
structure of such models and their parameter PCE forms, along with simulation
of these models. A limited procedure was demonstrated for computing DT model
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PCE projection coefficients from measurement data to inspire thoughts that solvable
probabilistic DT models can be derived for individual power electronic systems.
The model and procedure presented in the example provides acceptable accuracy
but does have limitations and shortcomings. The shown characterization approach
to derive the samples over time for model parameters from a state space model and
measurement data require applying numerically computed derivatives. Numerical
derivatives are well known for instability when data is noisy, especially with high frequency noise, which can impact distribution of parameter values. As power electronic
systems can provide or exist in noisy environments, the use of numerical derivatives
requires extensive filtering and post-processing of data to be acceptable. Yet, the use
of filtering can potentially attenuate measurement randomness from non-noise uncertain contributions that may be of interest for a DT model. So, the characterized
parameters shown in the example may be influenced by behavior of the numerical
derivatives and the attenuation of uncertainty effects from filtering.
Another limitation is the choice of orthogonal polynomials for the PCE forms
of the characterized parameters. Hermite polynomials applied in the example are
often used in PCE representation as natural phenomenon tends to follow Gaussian
distributions in many cases. However, a couple of the characterized parameters in
the example did not follow Gaussian distribution, requiring their approximation to
Gaussian to fit with chosen polynomial basis for reduced computational cost, at
trade off of probabilistic accuracy. For this example, other orthogonal polynomial
bases than Hermite can be used which more accurately fit the distribution of the
parameters while keeping PCE order and computational expense low.
Future research can be performed to overcome the shortcomings seen in the example to create more accurate probabilistic DT models with robust novel characterization methods. Such research, along with proposed solvers presented here, potentially enables new forms of digital twinning for power electronics and applications.
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Since this dissertation focuses on real-time solver implementations for probabilistic
DT model simulation, along with potential applications of these solvers such as online diagnostics, the topic of probabilistic/uncertain characterization was not further
explored outside the example.
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Chapter 8
Conclusions
In this dissertation, real-time probabilistic solvers for power electronic system digital
twins have been presented. Utilizing polynomial chaos, C++ HLS, and FPGA execution, model-specific solver core and PCE-oriented vector processor approaches for
the solvers were developed. A polynomial chaos library (EPIC) for C++ HLS and a
code generation tool was developed to create model-specific real-time solvers created
specifically for given probabilistic digital twin models of power converters. Standardized structure and HLS procedure was created to ease use of the model-specific
solvers. For the other approach, a vector processor tailored for PCE linear algebra,
called PCASP, was also created using C++ HLS definitions. The PCE-oriented processor accelerates on FPGA platforms real-time digital twin solver programs using
polynomial chaos expansion and vectorized linear algebra. A assembler backend tool
with macros was developed to ease development of solver programs for the PCASP.
From performance, resource usage, and timing analysis of the two solver approaches,
both solvers on modern FPGAs are able to execute in real-time probabilistic digital twin models of power electronic converters with handful of stochastic sources,
using time steps lengths in both nanosecond and microsecond ranges, especially for
decomposed models. The solver approaches have pros and cons to choose which
one for an digital twin application, where the model-specific solvers provide greater
flexibility and smaller time step at the cost of high variable resource usage, model
deployment time, and required FPGA expertise to use. On the other hand, the vector processor method has predictable resource usage regardless of digital twin model,
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new models can be deployed rapidly, and model/FPGA design development is separate, with tradeoff of less hardware flexibility and larger time steps. Use of these
probabilistic digital twin solvers as proposed in the dissertation has been applied
for controller-oriented real-time diagnostics of power electronic converters, demonstrated with hardware-in-the-loop test in a case study with dual converter system.
Moreover, a simple data-driven probabilistic digital twin model was created from a
physical power converter system to demonstrate the solvers’ support for such models.
Through these proposed solvers, new forms of digital twins using probabilistic
models can be explored in potential new applications for power electronics system
analysis. Probabilistic digital twin models can now be deployed with the solvers
as real-time emulations of physical power converter systems. Such emulation with
probabilistic considerations enables real-time testing, validation, state observation,
and diagnostics/prognostics of systems under present uncertainty rather than just
expected or average characteristics. Many of these applications can be applied with
or without the physical counterpart, using only the digital twin, with better accuracy
from being able to determine physical system probability intervals and confidence onthe-fly. With the solvers and potential applications established, development of new
robust and accurate methods to create probabilistic digital twin models of power electronic systems through data-driven characterization can be started, sparked by the
rudimentary and limited work shown in the example presented in this text. Moreover,
future work can be explored to augment scalability of the presented solvers to enable larger power converters containing large number of random sources to be digital
twinned with probability models, even without model decomposition.
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